Download U74AHC125 Datasheet PDF
U74AHC125 page 2
Page 2
U74AHC125 page 3
Page 3

U74AHC125 Description

The U74AHC125 is a quadruple bus buffer gate with 3-state output. When OE is high, the Y output is in a high-impedance state. When OE is low, the device passes non inverted data from the A input to the Y output.

U74AHC125 Key Features

  • Wide supply voltage range from 2V to 5.5V
  • Max tPD of 3.8ns from A to Y at 5V, CL=15pF
  • Low Quiescent Current: ICC = 4 μA (Max.) at 5.5V
  • ±8 mA Output Driver at 5V
  • ORDERING INFORMATION