Datasheet4U Logo Datasheet4U.com

U74HCT4094 - 8-STAGE SHIFT&STORE BUS REGISTER

Datasheet Summary

Description

The U74HCT4094 consists of an 8-stage shift register and 8-stage D-type latch with 3-stage parallel outputs.

Data is shifted serially through the shift register on the positive going transition of the clock input singal.

The output of the last stage QS1 can be used to cascade several devices.

Features

  • S.
  • Operate from 4.5V to 5.5V.
  • Low Input Current: 0.1µA.
  • High Noise Immunity Characteristic of CMOS Devices.
  • Inputs are TTL Voltage Compatible.

📥 Download Datasheet

Datasheet preview – U74HCT4094

Datasheet Details

Part number U74HCT4094
Manufacturer Unisonic Technologies
File Size 270.90 KB
Description 8-STAGE SHIFT&STORE BUS REGISTER
Datasheet download datasheet U74HCT4094 Datasheet
Additional preview pages of the U74HCT4094 datasheet.

📁 Similar Datasheet

  • U74HCT14 - HIGH-SPEED CMOS LOGIC HEX INVERTING SCHMITT TRIGGER (UTC)
  • U74HCT367 - HEX BUFFERS AND LINE DRIVERS (UTC)
  • U74HCT3G14 - TRIPLE INVERTER SCHMITT-TRIGGER (UTC)
  • U74HCT564 - OCTAL D-TYPE FLIP-FLOP (UTC)
  • U74HC00 - QUADRUPLE 2-INPUT POSITIVE-NAND GATES (UTC)
  • U74HC123 - DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR (UTC)
  • U74HC138 - 3-TO-8 LINE DECODERS / DEMULTIPLEXERS (UTC)
  • U74HC14 - HIGH-SPEED CMOS LOGIC HEX INVERTING SCHMITT TRIGGER (UTC)
  • U74HC148 - 8-LINE TO 3-LINE PRIORITY ENCODERS (UTC)
  • U74HC164 - 8-BIT SERIAL-IN AND PARALLEL-OUT SHIFT REGISTER (UTC)
Other Datasheets by Unisonic Technologies

Full PDF Text Transcription

Click to expand full text
UNISONIC TECHNOLOGIES CO., LTD U74HCT4094 8-STAGE SHIFT&STORE BUS REGISTER CMOS IC  DESCRIPTION The U74HCT4094 consists of an 8-stage shift register and 8-stage D-type latch with 3-stage parallel outputs. Data is shifted serially through the shift register on the positive going transition of the clock input singal. The output of the last stage QS1 can be used to cascade several devices. The output of QS1 is transferred to a second output(QS2) on the following negative transition of the clock input singal. The data of each stage of the shift register is provided with a latch which latches data on the negative going transition of the Strobe input signal. When the strobe input is held high, data propagates through the latch to a 3-state output buffer.
Published: |