Datasheet4U Logo Datasheet4U.com

U74LV00 - QUADRUPLE 2-INPUT NAND GATE

General Description

The U74LV00 is designed for 2V to 5.5V VCC operation.

B or Y=A  B in positive logic.

The device is fully specified for partial-power-down applications using Ioff.

Key Features

  • 2V to 5.5V VCC Operation.
  • Max tPD of 6.5ns at 5V.
  • Typical VOLP (Output Ground Bounce)2.3V at VCC=3.3V,TA=25°C.
  • Support Mixed-Mode Voltage Operation on All Ports.
  • Ioff Supports Partial-Power-Down Mode Operation.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
U74LV164 8-BIT SERIAL-IN PARALLELOUT SHIFT REGISTER UTC
U74LV1T08 SINGLE POWER SUPPLY 2-INPUT POSITIVE AND GATE CMOS LOGIC LEVEL SHIFTER UTC
U74LV1T34 SINGLE POWER SUPPLY SINGLE BUFFER GATE CMOS LOGIC LEVEL SHIFTER UTC
U74LVC16244 16-BIT BUFFER/DRIVER UTC
U74LVC1G0832 SINGLE 3-INPUT POSITIVE AND-OR GATE UTC

Other Datasheets by Unisonic Technologies

Part Number Description
U74LV4052 DUAL 4-CHANNEL ANALOG MULTIPLEXERS/DEMULTIPLEXERS
U74LVC00A QUAD 2-INPUT NAND GATE
U74LVC02A QUAD 2-INPUT POSITIVE-NOR GATE
U74LVC04A HEX INVERTERS
U74LVC06A HEX INVERTER BUFFERS/DRIVERS

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
UNISONIC TECHNOLOGIES CO., LTD U74LV00 QUADRUPLE 2-INPUT NAND GATE CMOS IC  DESCRIPTION The U74LV00 is designed for 2V to 5.5V VCC operation. The U74LV00 provides the function Y=A  B or Y=A  B in positive logic. The device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when it is powered down.  FEATURES * 2V to 5.5V VCC Operation * Max tPD of 6.5ns at 5V * Typical VOLP (Output Ground Bounce)<0.8V at VCC=3.3V,TA=25°C * Typical VOHV (output VOH Undershoot)>2.3V at VCC=3.