Datasheet4U Logo Datasheet4U.com

U74LVC2G132 - DUAL 2-INPUT NAND GATE

General Description

SOP-8 CMOS IC The U74LVC2G132 is a dual 2-input NAND gate with Schmitt-trigger inputs circuit and it contains two inverters that perform the function Y=A B or Y = A + B The device have different input threshold levels for positivegoing (VT+) and negative-going(VT-) signals because of the

Key Features

  • ES.
  • Operate from 1.65V to 5.5V.
  • Inputs accept voltages to 5.5V.
  • Ioff supports partial-power-down mode.
  • Low power dissipation: ICC=10μA (Max).
  • Max tPD of 5.3 ns at 3.3V.
  • ±24mA output drive(VCC=3.3V) www. DataSheet. net/.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
UNISONIC TECHNOLOGIES CO., LTD U74LVC2G132 DUAL 2-INPUT NAND GATE WITH SCHMITT-TRIGGER INPUTS „ DESCRIPTION SOP-8 CMOS IC The U74LVC2G132 is a dual 2-input NAND gate with Schmitt-trigger inputs circuit and it contains two inverters that perform the function Y=A • B or Y = A + B The device have different input threshold levels for positivegoing (VT+) and negative-going(VT-) signals because of the Schmitt-trigger action in the input. This device has power-down protective circuit, preventing device destruction when it is powered down. „ FEATURES * Operate from 1.65V to 5.5V * Inputs accept voltages to 5.5V * Ioff supports partial-power-down mode * Low power dissipation: ICC=10μA (Max) * Max tPD of 5.3 ns at 3.3V * ±24mA output drive(VCC=3.3V) www.DataSheet.