Datasheet4U Logo Datasheet4U.com

U74LVC2G132 - DUAL 2-INPUT NAND GATE

Datasheet Summary

Description

SOP-8 CMOS IC The U74LVC2G132 is a dual 2-input NAND gate with Schmitt-trigger inputs circuit and it contains two inverters that perform the function Y=A B or Y = A + B The device have different input threshold levels for positivegoing (VT+) and negative-going(VT-) signals because of the

Features

  • ES.
  • Operate from 1.65V to 5.5V.
  • Inputs accept voltages to 5.5V.
  • Ioff supports partial-power-down mode.
  • Low power dissipation: ICC=10μA (Max).
  • Max tPD of 5.3 ns at 3.3V.
  • ±24mA output drive(VCC=3.3V) www. DataSheet. net/.

📥 Download Datasheet

Datasheet preview – U74LVC2G132

Datasheet Details

Part number U74LVC2G132
Manufacturer Unisonic Technologies
File Size 234.49 KB
Description DUAL 2-INPUT NAND GATE
Datasheet download datasheet U74LVC2G132 Datasheet
Additional preview pages of the U74LVC2G132 datasheet.
Other Datasheets by Unisonic Technologies

Full PDF Text Transcription

Click to expand full text
UNISONIC TECHNOLOGIES CO., LTD U74LVC2G132 DUAL 2-INPUT NAND GATE WITH SCHMITT-TRIGGER INPUTS „ DESCRIPTION SOP-8 CMOS IC The U74LVC2G132 is a dual 2-input NAND gate with Schmitt-trigger inputs circuit and it contains two inverters that perform the function Y=A • B or Y = A + B The device have different input threshold levels for positivegoing (VT+) and negative-going(VT-) signals because of the Schmitt-trigger action in the input. This device has power-down protective circuit, preventing device destruction when it is powered down. „ FEATURES * Operate from 1.65V to 5.5V * Inputs accept voltages to 5.5V * Ioff supports partial-power-down mode * Low power dissipation: ICC=10μA (Max) * Max tPD of 5.3 ns at 3.3V * ±24mA output drive(VCC=3.3V) www.DataSheet.
Published: |