Datasheet4U Logo Datasheet4U.com

VT83201 - 3.3V Low Phase Noise VCXO

General Description

The Vaishali VT83201 is a single-chip, integrated VCXO and Phase Locked Loop (PLL) clock synthesizer.

The device uses the VCXO and an analog Phase-Locked Loop (PLL) to accept a 10 MHz to 20 MHz, 30pF (pull range of 200 ppm) crystal input, in order to produce either one or two output clocks.

Key Features

  • =.
  • =.
  • =.
  • =.
  • = 3.3V supply operation Packaged in 16-pin SOIC package Replaces separate VCXO and multiplier Uses inexpensive pullable crystal On-chip VCXO with 200 ppm pull range (±100 ppm).
  • =.
  • = 5V-tolerant control inputs Zero ppm synthesis error in both clocks Figure 1. Functional Block Diagram VDD1 VDD2 VIN X2 Load Cap Control Output Buffer osc Load Caps Low Phase Noise PLL Output Buffer X1 S1:S0 OE CLK2 CLK1 10-20 MHz Pullable Cry.

📥 Download Datasheet

Datasheet Details

Part number VT83201
Manufacturer Vaishali Semiconductor
File Size 45.54 KB
Description 3.3V Low Phase Noise VCXO
Datasheet download datasheet VT83201 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
VT831R register-free plug-and-play OOK RF receiver Vibration
VT8363 KT133 Athlon North Bridge VIA
VT8363A KT133A AMD ATHLON NORTH BRIDGE VIA
VT8371 Single-Chip North Bridge VIA
VT83CT Dual Element PerkinElmer Optoelectronics

Other Datasheets by Vaishali Semiconductor

Part Number Description
VT83205 3.3V Low Phase Noise VCXO
VT83027 27MHz/ 3.3V VCXO

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
VT83201 3.3V Low Phase Noise VCXO (Voltage-Controlled Crystal Oscillator) and PLL Clock Synthesizer Applications •= •= •= DSL clock source Set-top boxes Telecom switching •= •= MPEG Video clock source HDTV General Description The Vaishali VT83201 is a single-chip, integrated VCXO and Phase Locked Loop (PLL) clock synthesizer. The device uses the VCXO and an analog Phase-Locked Loop (PLL) to accept a 10 MHz to 20 MHz, 30pF (pull range of 200 ppm) crystal input, in order to produce either one or two output clocks. A 0 to 3V control signal is used to fine tune the output clock frequency in the ±100ppm range. Select inputs S0 and S1 are used for frequency and output selection. Features •= •= •= •= •= 3.