SUM110N08-07L - N-Channel 75-V (D-S) 175C MOSFET

Description

The attached spice model describes the typical electrical characteristics of the n-channel vertical DMOS.

55 to 125°C temperature ranges under the pulsed 0 to 10V gate drive.

Vishay Siliconix

📥 Download Datasheet

Datasheet Details

Part number	SUM110N08-07L
Manufacturer	Vishay Siliconix
File Size	182.35 KB
Description	N-Channel 75-V (D-S) 175C MOSFET
Datasheet	SUM110N08-07L Datasheet
Additional preview pages of the SUM110N08-07L datasheet.

📁 Similar Datasheet

SUM110N08-07P - N-Channel MOSFET (Vishay)
SUM110N04-2m1P - N-Channel 40-V (D-S) MOSFET (Vishay)
SUM110N06-05L - N-Channel MOSFET (Vishay)
SUM110N06-3m4L - N-Channel MOSFET (Vishay)
SUM110N06-3m4L - N-Channel MOSFET (Vishay)
SUM110P08-11 - P-Channel MOSFET (Vishay)
SUM110P08-11L - P-Channel MOSFET (Vishay)
SUM10250E - N-Channel MOSFET (Vishay)
SUM120N04-1m7L - N-Channel 40-V (D-S) MOSFET (Vishay)
SUM1960NE - N-channel MOSFET (SeCoS Halbleitertechnologie)

Other Datasheets by Vishay Siliconix

SUM110N08-07 - N-Channel 75-V (D-S) MOSFET
SUM110N08-05 - N-Channel 75-V (D-S) 200C MOSFET
SUM110N02-03P - N-Channel 20-V (D-S) 175 C MOSFET
SUM110N03-03 - N-Channel 30-V (D-S) 175C MOSFET
SUM110N03-03P - N-Channel 30-V (D-S) 175C MOSFET
SUM110N04-03 - N-Channel 40-V (D-S) 200C MOSFET
SUM110N04-04 - N-Channel 40-V (D-S) 175C MOSFET
SUM110N04-05H - N-Channel MOSFET

Full PDF Text Transcription

Click to expand full text

SPICE Device Model SUM110N08-07L Vishay Siliconix N-Channel 75-V (D-S), 175°C MOSFET CHARACTERISTICS • N-Channel Vertical DMOS • Macro Model (Subcircuit Model) • Level 3 MOS • Apply for both Linear and Switching Application • Accurate over the −55 to 125°C Temperature Range • Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics DESCRIPTION The attached spice model describes the typical electrical characteristics of the n-channel vertical DMOS. The subcircuit model is extracted and optimized over the −55 to 125°C temperature ranges under the pulsed 0 to 10V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

Published: Sep 28, 2005 |