T14L10 - Dual-In-Line 10 Bit

Vishay

General Description

only.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document.

📥 Download Datasheet

T14L10 dual-in-line 10 bit by Vishay - Datasheet Preview

Datasheet Details

Part number	T14L10
Manufacturer	Vishay
File Size	151.78 KB
Description	Dual-In-Line 10 Bit
Datasheet	T14L10 Datasheet

📁 Similar Datasheet

Part Number	Description	Manufacturer
T14L1024A	128K X 8 HIGH SPEED CMOS STATIC RAM	Taiwan Memory Technology
T14L1024N	128K X 8 HIGH SPEED CMOS STATIC RAM	Taiwan Memory Technology
T14L256A	32K X 8 HIGH SPEED CMOS STATIC RAM	Taiwan Memory Technology
T14L2M16A	128K X 16 HIGH SPEED CMOS STATIC RAM	Taiwan Memory Technology
T1400TA18A	Insulared Gate Bi-polar Transistor	Westcode

Other Datasheets by Vishay

Part Number	Description

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text

Model T14L10 Vishay Techno Dual-In-Line, 10 Bit R/2R Ladder Networks APPLICATIONS 10 Bit, R/2R Ladder networks for D/A and A/D converter with bi-polar or CMOS switches ELECTRICAL SPECIFICATIONS Ladder Network Accuracy: ± 1 LSB from 0 °C to + 70 °C. Ladder Network Resistance Tolerance: ± 2 %. Temperature Coefficient of Resistance: ± 100 PPM/°C. Operating Temperature Range: 0 °C to + 70 °C. Power Dissipation Rating at + 70 °C Ambient: 50 mW for individual resistor and 1.6 watts total package rating. Standard Resistance Values (R): 25 kilohms, 50 kilohms, 100 kilohms. SCHEMATIC 14 13 12 11 10 9 8 RATIO MATCH TOLERANCE R1/R2 = 2 ± 1 %. R1/R3 = 1 ± 1 %. R1/R4 = 2 ± 1 %. R1/R5 = 1 ± 1 %. R1/R6 = 2 ± 1 %. R1/R7 = 1 ± 1 %. R1/R8 = 2 ± 1 %. R9/R10 = 2 ± 0.5 %. R11/R12 = 2 ± 0.4 %.