Datasheet4U Logo Datasheet4U.com

EDI7F33512C - 512Kx32 Flash

General Description

The EDI7F33512, EDI7F233512 and EDI7F433512 are organized as 512Kx32 and 2x512Kx32 and 4x512Kx32 respectively.

The modules are based on AMD's AM29F040 - 512Kx8 Flash Device in TSOP packages which are mounted on an FR4 substrate.

Key Features

  • • 512Kx32, 2x512Kx32 and 4x512Kx32 Densities • Based on AMDs - AM290F040 Flash Device • Fast Read Access Time - 80-150ns • 5- Volt-Only Reprogramming • Sector Erase Architecture • Uniform sectors of 64 Kbytes each • Any combination of sectors can be erased • Also supports full chip erase • Sector Protection • Hardware method that disables any combination of sectors from write or erase operations • Embedded Erase Algorithms • Automatically preprograms and erases the chip or any combination of sec.

📥 Download Datasheet

Datasheet Details

Part number EDI7F33512C
Manufacturer WEDC
File Size 562.82 KB
Description 512Kx32 Flash
Datasheet download datasheet EDI7F33512C Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
EDI7F33512V 512Kx32 FLASH White Electronic Designs
EDI7F331MC 1Mx32 FLASH MODULE White Electronic Designs
EDI7F331MV 1Mx32 FLASH MODULE White Electronic Designs
EDI7F332MC 2Mx32 FLASH MODULE White Electronic Designs
EDI7F332MV 2Mx32 FLASH MODULE White Electronic Designs

Other Datasheets by WEDC

Part Number Description
EDI8L3265C 64Kx32 CMOS High Speed
EDI9LC644V 128Kx32 SSRAM/1Mx32 SDRAM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.DataSheet4U.com EDI7F33512C 512Kx32 Flash DESCRIPTION The EDI7F33512, EDI7F233512 and EDI7F433512 are organized as 512Kx32 and 2x512Kx32 and 4x512Kx32 respectively. The modules are based on AMD's AM29F040 - 512Kx8 Flash Device in TSOP packages which are mounted on an FR4 substrate. The modules offer access times between 80 and 150ns allowing for operation of high-speed microprocessors without wait states. FIG.