Datasheet4U Logo Datasheet4U.com

WS27C256L - Military 32K x 8 CMOS EPROM

Description

The WS27C256L is a performance oriented 256K UV Erasable Electrically Programmable Read Only Memory organized as 32K words x 8 bits/word.

It is manufactured using an advanced CMOS technology which enables it to operate at speeds up to 120 nsecs.

Features

  • High Performance CMOS.
  • 120 ns Access Time.
  • Fast Programming.
  • DESC SMD No. 5962-86063.
  • Ceramic Leadless Chip Carrier (CLLCC).
  • EPI Processing.
  • Latch-Up Immunity to 200 mA.
  • ESD Protection Exceeds 2000 Volts.
  • 300 Mil DIP or Standard 600 Mil DIP.
  • JEDEC Standard Pin Configuration.

📥 Download Datasheet

Datasheet Details

Part number WS27C256L
Manufacturer WSI
File Size 48.36 KB
Description Military 32K x 8 CMOS EPROM
Datasheet download datasheet WS27C256L Datasheet

📁 Similar Datasheet

  • WS2797C - High-efficiency charger controller (Winsemi)
  • WS20.5xxxx - Sharma Potentiometers (Sharma Electro Components)
  • WS200P4SMA - Power Transient Voltage Suppressor (WAYON)
  • WS200P4SMA-B - Power Transient Voltage Suppressor (WAYON)
  • WS20P4SMA - Power Transient Voltage Suppressor (WAYON)
  • WS20P4SMA-B - Power Transient Voltage Suppressor (WAYON)
  • WS20P6SMB - Power Transient Voltage Suppressor (WAYON)
  • WS20P6SMB-B - Power Transient Voltage Suppressor (WAYON)
  • WS2111 - 4 x 4 Power Amplifier Module (Agilent)
  • WS21351 - Half-bridge power IC (Winsemi)
Other Datasheets by WSI

Full PDF Text Transcription

Click to expand full text
WS27C256L Military 32K x 8 CMOS EPROM KEY FEATURES • High Performance CMOS — 120 ns Access Time • Fast Programming • DESC SMD No. 5962-86063 • Ceramic Leadless Chip Carrier (CLLCC) • EPI Processing — Latch-Up Immunity to 200 mA — ESD Protection Exceeds 2000 Volts • 300 Mil DIP or Standard 600 Mil DIP • JEDEC Standard Pin Configuration GENERAL DESCRIPTION The WS27C256L is a performance oriented 256K UV Erasable Electrically Programmable Read Only Memory organized as 32K words x 8 bits/word. It is manufactured using an advanced CMOS technology which enables it to operate at speeds up to 120 nsecs. The memory was designed utilizing WSI's patented self-aligned split gate EPROM cell, resulting in a low power device with a very cost effective die size.
Published: |