Datasheet4U Logo Datasheet4U.com

WCSS0436V1P - 256K x 18 Synchronous 3.3V Cache RAM

General Description

The WCSS0418V1F is a 3.3V, 256K by 18 synchronous cache RAM designed to interface with high-speed microprocessors with minimum glue logic.

Maximum access delay from clock rise is 7.5 ns (117-MHz version).

Key Features

  • Supports 117-MHz microprocessor cache systems with zero wait states.
  • 256K by 18 common I/O.
  • Fast clock-to-output times.
  • 7.5 ns (117-MHz version).
  • Two-bit wrap-around counter supporting either interleaved or linear burst sequence www. DataSheet4U. com.
  • Separate processor and controller address strobes provide direct interface with the processor and external cache controller.
  • Synchronous self-timed write.
  • Asynchronous output en.

📥 Download Datasheet

Datasheet Details

Part number WCSS0436V1P
Manufacturer Weida Semiconductor
File Size 690.69 KB
Description 256K x 18 Synchronous 3.3V Cache RAM
Datasheet download datasheet WCSS0436V1P Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Y7C1032 WCSS0418V1F 256K x 18 Synchronous 3.3V Cache RAM Features • Supports 117-MHz microprocessor cache systems with zero wait states • 256K by 18 common I/O • Fast clock-to-output times — 7.5 ns (117-MHz version) • Two-bit wrap-around counter supporting either interleaved or linear burst sequence www.DataSheet4U.com • Separate processor and controller address strobes provide direct interface with the processor and external cache controller • Synchronous self-timed write • Asynchronous output enable • I/Os capable of 2.5–3.3V operation • JEDEC-standard pinout • 100-pin TQFP packaging • ZZ “sleep” mode Functional Description The WCSS0418V1F is a 3.3V, 256K by 18 synchronous cache RAM designed to interface with high-speed microprocessors with minimum glue logic.