Datasheet4U Logo Datasheet4U.com

WC32P040-XXM - 32-Bit Nonmultiplexed External Address and Data Buses

Datasheet Summary

Description

The WC32P040 is a 68000-compatible, high-performance, 32-bit microprocessor.

The WC32P040 is a virtual memory microprocessor employing multiple concurrent execution units and a highly intergrated architecture that provides very high performance in a monolithic HCMOS device.

Features

  • Selection of Processor Speeds: 25, 33MHz Military Temperature Range: -55°C to +125°C Packaging.
  • 179 pin Ceramic PGA (P4).
  • 184 lead Ceramic Quad Flatpack, CQFP (Q4) 6-Stage Pipeline, 68030-Compatible IU 68881/68882-Compatible FPU Independent Instruction and Data MMUs Simultaneously Accessible, 4-Kbyte Physical Instruction Cache and 4-Kbyte Physical Data Cache Low-Latency Bus Acceses for Reduced Cache Miss Penalty Multimaster/Multiprocessor Support via Bus Snooping Concurrent IU,.

📥 Download Datasheet

Datasheet preview – WC32P040-XXM

Datasheet Details

Part number WC32P040-XXM
Manufacturer White Electronic Designs Corporation
File Size 765.25 KB
Description 32-Bit Nonmultiplexed External Address and Data Buses
Datasheet download datasheet WC32P040-XXM Datasheet
Additional preview pages of the WC32P040-XXM datasheet.
Other Datasheets by White Electronic Designs Corporation

Full PDF Text Transcription

Click to expand full text
White Electronic Designs 68040 FEATURES Selection of Processor Speeds: 25, 33MHz Military Temperature Range: -55°C to +125°C Packaging • 179 pin Ceramic PGA (P4) • 184 lead Ceramic Quad Flatpack, CQFP (Q4) 6-Stage Pipeline, 68030-Compatible IU 68881/68882-Compatible FPU Independent Instruction and Data MMUs Simultaneously Accessible, 4-Kbyte Physical Instruction Cache and 4-Kbyte Physical Data Cache Low-Latency Bus Acceses for Reduced Cache Miss Penalty Multimaster/Multiprocessor Support via Bus Snooping Concurrent IU, FPU, MMU, and Bus Controller Operation Maximizes Throughput WC32P040-XXM www.DataSheet4U.
Published: |