Datasheet4U Logo Datasheet4U.com

WV3DG7266V-D1 - 512MB -2x32Mx72 SDRAM

Description

The WV3DG7266V is a 2x32Mx72 synchronous DRAM module which consists of nine stacked 64Mx8 with 4 banks SDRAM components in TSOP II package, and one 2Kb EEPROM for Serial Presence Detect which are mounted on a 144 pin SO-DIMM multilayer FR4 Substrate.

Features

  • PC100 and PC133 Burst Mode Operation Auto and Self Refresh capability LVTTL compatible inputs and outputs Serial Presence Detect with EEPROM Fully synchronous: All signals are registered on the positive edge of the system clock Programmable Burst Lengths: 1, 2, 4, 8 or Full Page 3.3V ± 0.3V Power Supply Dual Rank 144 Pin SO-DIMM JEDEC.
  • PCB: 31.75mm (1.25”).
  • This product is under development, is not qualified or characterized and is subject to change without notice. NOTE: Consult fac.

📥 Download Datasheet

Datasheet Details

Part number WV3DG7266V-D1
Manufacturer White Electronic Designs
File Size 208.02 KB
Description 512MB -2x32Mx72 SDRAM
Datasheet download datasheet WV3DG7266V-D1 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer

Other Datasheets by White Electronic Designs

Part Number Description
WV3DG72256V-AD2 2GB - 2x128Mx72 SDRAM
WV3DG64127V-D2 SDRAM UNBUFFERED
WV3EG128M72EFSR-D3 1GB - 128Mx72 DDR SDRAM REGISTERED w/PLL
WV3EG216M64STSU-D4 256MB - 2x16Mx64 DDR SDRAM UNBUFFERED
WV3EG232M64EFSU-D4 512MB - 2x32Mx64 DDR SDRAM

Full PDF Text Transcription

Click to expand full text
White Electronic Designs WV3DG7266V-D1 PRELIMINARY* 512MB – 2x32Mx72 SDRAM, UNBUFFERED, w/PLL FEATURES PC100 and PC133 Burst Mode Operation Auto and Self Refresh capability LVTTL compatible inputs and outputs Serial Presence Detect with EEPROM Fully synchronous: All signals are registered on the positive edge of the system clock Programmable Burst Lengths: 1, 2, 4, 8 or Full Page 3.3V ± 0.3V Power Supply Dual Rank 144 Pin SO-DIMM JEDEC • PCB: 31.75mm (1.25”) * This product is under development, is not qualified or characterized and is subject to change without notice.
Published: |