WV3HG2128M72AER-D6 - 2GB - 2x128Mx72 DDR2 SDRAM REGISTERED

Datasheet Summary

Description

The WV3HG2128M72AER is a 128Mx72 Double Data Rate DDR2 SDRAM high density module.

This memory module consists of thirty six 128Mx4 bit with 4 banks DDR2 Synchronous DRAMs in FBGA packages, mounted on a 240-pin DIMM FR4 substrate.

240 Pin DIMM

Features

240-pin, dual in-line memory module Fast data transfer rates: PC2-4200 and PC2-3200 Utilizes 533 and 400 Mb/s DDR2 SDRAM components VCC = VCCQ = 1.8V± 0.1V VCCSPD = 1.7V to 3.6V JEDEC standard 1.8V I/O (SSTL_18-compatible) Differential data strobe (DQS, DQS#) option Four-bit prefetch architecture DLL to align DQ and DQS transitions with CK Multiple internal device banks for concurrent operation Supports duplicate output strobe (RDQS/RDQS#) Programmable CAS# latency (CL): 3 and 4 Adjustable data-.

White Electronic Designs

📥 Download Datasheet

Datasheet Details

Part number	WV3HG2128M72AER-D6
Manufacturer	White Electronic Designs
File Size	190.99 KB
Description	2GB - 2x128Mx72 DDR2 SDRAM REGISTERED
Datasheet	WV3HG2128M72AER-D6 Datasheet
Additional preview pages of the WV3HG2128M72AER-D6 datasheet.

📁 Similar Datasheet

Other Datasheets by White Electronic Designs

WV3HG2128M72EEU-AD4 - 2GB - 2x128Mx72 DDR2 SDRAM UNBUFFERED
WV3HG2128M72EEU-D6 - 2GB - 2x128Mx72 DDR2 SDRAM UNBUFFERED DIMM
WV3HG2128M64EEU-D4 - 2GB - 2x128Mx64 DDR2 SDRAM UNBUFFERED
WV3HG2128M64EEU-D6 - 2GB - 2x128Mx64 DDR2 SDRAM UNBUFFERED
WV3HG2256M72AER-D6 - 4GB - 2x256Mx72 DDR2 SDRAM RDIM
WV3HG264M64EEU-D4 - 1GB - 2x64Mx64 DDR2 SDRAM UNBUFFERED
WV3HG264M64EEU-D6 - 1GB - 2x64Mx64 DDR2 SDRAM UNBUFFERED
WV3HG264M72EER-D7 - 1GB - 2x64Mx72 DDR2 SDRAM REGISTERED

Full PDF Text Transcription

Click to expand full text

White Electronic Designs WV3HG2128M72AER-D6 ADVANCED* 2GB – 2x128Mx72 DDR2 SDRAM REGISTERED, w/PLL FEATURES 240-pin, dual in-line memory module Fast data transfer rates: PC2-4200 and PC2-3200 Utilizes 533 and 400 Mb/s DDR2 SDRAM components VCC = VCCQ = 1.8V± 0.1V VCCSPD = 1.7V to 3.6V JEDEC standard 1.8V I/O (SSTL_18-compatible) Differential data strobe (DQS, DQS#) option Four-bit prefetch architecture DLL to align DQ and DQS transitions with CK Multiple internal device banks for concurrent operation Supports duplicate output strobe (RDQS/RDQS#) Programmable CAS# latency (CL): 3 and 4 Adjustable data-output drive strength On-die termination (ODT) Serial Presence Detect (SPD) with EEPROM 64ms: 8,192 cycle refresh Gold edge contacts Product is lead-free www.DataSheet4U.

Published: Oct 13, 2009 |