Click to expand full text
White Electronic Designs
64Mx72 DDR SDRAM
FEATURES
Data rate = 200, 250, 266 and 333Mbs Package: • 219 Plastic Ball Grid Array (PBGA), 25 x 32mm 2.5V ±0.2V core power supply 2.5V I/O (SSTL_2 compatible) Differential clock inputs (CK and CK#) Commands entered on each positive CK edge Internal pipelined double-data-rate (DDR) architecture; two data accesses per clock cycle Programmable Burst length: 2,4 or 8 Bidirectional data strobe (DQS) transmitted/ received with data, i.e., source-synchronous data capture (one per byte) DQS edge-aligned with data for READs; centeraligned with data for WRITEs
www.DataSheet4U.com
W3E64M72S-XBX
ADVANCED*
BENEFITS
66% Space Savings vs.