W3EG6465S-D3 Datasheet PDF (512MB - 64Mx64 DDR SDRAM UNBUFFERED)

W3EG6465S-D3 - 512MB - 64Mx64 DDR SDRAM UNBUFFERED

Description

The W3EDG6465S is a 64Mx64 Double Data Rate SDRAM memory module based on 128Mb DDR SDRAM components.

The module consists of sixteen 64Mx4 DDR SDRAMs in 66 pin TSOP packages mounted on a 184 pin FR4 substrate.

Synchronous design allows precise cycle control with the use of system clock.

Features

Double-date-rate architecture DDR200 and DDR266.
JEDEC design speciﬁcation Bi-directional data strobes (DQS) Differential clock inputs (CK CK#) Programmable Read Latency 2, 2.5 (clock) Programmable Burst Length (2,4,8) Programmable Burst type (sequential & interactive) Edge aligned data output, center aligned data input Auto and self refresh Serial presence detected Power supply: 2.5V ± 0.20V standard 184 pin DIMM package www. DataSheet4U. com W3EG6465S-D3.

Datasheet Details

Part number	W3EG6465S-D3
Manufacturer	White Electronic
File Size	206.40 KB
Description	512MB - 64Mx64 DDR SDRAM UNBUFFERED
Datasheet	W3EG6465S-D3 Datasheet
Additional preview pages of the W3EG6465S-D3 datasheet.

Full PDF Text Transcription

Click to expand full text

White Electronic Designs 512MB – 64Mx64 DDR SDRAM UNBUFFERED FEATURES Double-date-rate architecture DDR200 and DDR266 • JEDEC design speciﬁcation Bi-directional data strobes (DQS) Differential clock inputs (CK CK#) Programmable Read Latency 2, 2.5 (clock) Programmable Burst Length (2,4,8) Programmable Burst type (sequential & interactive) Edge aligned data output, center aligned data input Auto and self refresh Serial presence detected Power supply: 2.5V ± 0.20V standard 184 pin DIMM package www.DataSheet4U.com W3EG6465S-D3 PRELIMINARY* DESCRIPTION The W3EDG6465S is a 64Mx64 Double Data Rate SDRAM memory module based on 128Mb DDR SDRAM components. The module consists of sixteen 64Mx4 DDR SDRAMs in 66 pin TSOP packages mounted on a 184 pin FR4 substrate.

Published: Jun 8, 2007 |

Datasheet Details

📁 Similar Datasheet

Full PDF Text Transcription