Datasheet4U Logo Datasheet4U.com

W25P022A - 64K x 32 BURST PIPELINED HIGH-SPEED CMOS STATIC RAM

General Description

The W25P022A is a high-speed, low-power, synchronous-burst pipelined CMOS static RAM organized as 65,536 × 32 bits that operates on a single 3.3-volt power supply.

A built-in two-bit burst address counter supports both Pentium™ burst mode and linear burst mode.

Key Features

  • Synchronous operation.
  • High-speed access time: 6/7 nS (max. ).
  • Single +3.3V power supply.
  • Individual byte write capability.
  • 3.3V LVTTL compatible I/O.
  • Clock-controlled and registered input.
  • Asynchronous output enable BLOCK.

📥 Download Datasheet

Datasheet Details

Part number W25P022A
Manufacturer Winbond
File Size 278.86 KB
Description 64K x 32 BURST PIPELINED HIGH-SPEED CMOS STATIC RAM
Datasheet download datasheet W25P022A Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
W25P022A 64K × 32 BURST PIPELINED HIGH-SPEED CMOS STATIC RAM GENERAL DESCRIPTION The W25P022A is a high-speed, low-power, synchronous-burst pipelined CMOS static RAM organized as 65,536 × 32 bits that operates on a single 3.3-volt power supply. A built-in two-bit burst address counter supports both Pentium™ burst mode and linear burst mode. The mode to be executed is controlled by the LBO pin. Pipelining or non-pipelining of the data outputs is controlled by the FT pin. A snooze mode reduces power dissipation. The W25P022A supports both 2T/2T mode and 2T/1T mode, which can be selected by pin 42. The default mode is 2T/1T, with pin 42 low. To switch to 2T/2T mode, bias pin 42 to VDDQ. The state of pin 42 should not be changed after power up.