Datasheet4U Logo Datasheet4U.com

W78E516B - 8-BIT MICROCONTROLLER

This page provides the datasheet information for the W78E516B, a member of the W78 8-BIT MICROCONTROLLER family.

Datasheet Summary

Description

The W78E516B is an 8-bit microcontroller which has an in-system programmable MTP-ROM for firmware updating.

The instruction set of the W78E516B is fully compatible with the standard 8052.

Features

  • Fully static design 8-bit CMOS microcontroller up to 40 MHz.
  • 64K bytes of in-system programmable MTP-ROM for.

📥 Download Datasheet

Datasheet preview – W78E516B

Datasheet Details

Part number W78E516B
Manufacturer Winbond
File Size 296.68 KB
Description 8-BIT MICROCONTROLLER
Datasheet download datasheet W78E516B Datasheet
Additional preview pages of the W78E516B datasheet.

📁 Similar Datasheet

  • W78E516D - 8-BIT MICROCONTROLLER (nuvoton)
  • W78E051B - 8-Bit Microcontroller (Winbond Electronics)
  • W78E051D - 8-BIT MICROCONTROLLER (Nuvoton)
  • W78E052C - 8-Bit Microcontroller (Winbond Electronics)
  • W78E052D - 8-BIT MICROCONTROLLER (Nuvoton)
  • W78E054D - 8-BIT MICROCONTROLLER (Nuvoton)
  • W78E058D - 8-BIT MICROCONTROLLER (nuvoton)
  • W78E858 - 8-BIT MICROCONTROLLER (nuvoton)
  • W78ERD2 - 8-BIT MICROCONTROLLER (nuvoton)
  • W78ERD2A - 8-BIT MICROCONTROLLER (nuvoton)
Other Datasheets by Winbond

Full PDF Text Transcription

Click to expand full text
W78E516B 8-BIT MICROCONTROLLER GENERAL DESCRIPTION The W78E516B is an 8-bit microcontroller which has an in-system programmable MTP-ROM for firmware updating. The instruction set of the W78E516B is fully compatible with the standard 8052. The W78E516B contains a 64K bytes of main MTP-ROM and a 4K bytes of auxiliary MTP-ROM which allows the contents of the 64KB main MTP-ROM to be updated by the loader program located at the 4KB auxiliary MTP-ROM; 512 bytes of on-chip RAM; four 8-bit bi-directional and bitaddressable I/O ports; an additional 4-bit port P4; three 16-bit timer/counters; a serial port. These peripherals are supported by a eight sources two-level interrupt capability.
Published: |