Datasheet4U Logo Datasheet4U.com

W89C840AF - 100/10Mbps Ethernet Controller

Datasheet Summary

Description

1) PCI Interface Signal Name PCICLK Pin Type I Pin Number 114 PCI Clock Input: W89C840AF supports PCI clock rate ranged from 25Mhz to 33MHz continuously.

All PCI signals except RST# and INTA#, are referenced on the rising edge of this clock.

Features

  • l l l l l l l l l l l Complies with IEEE 802.3, 802.3u, ANSI 8802-3 and Ethernet standards Supports PCI bus master mode for DMA operation, fully complying with PCI 2.1 standard Compliant with APCI R1.0, PCI power management R1.0 and Network device Class Power management Reference specification V1.0a Supports remote wakeup function Both half duplex and full duplex available for 10/100M operation Flexible data structure for host compatibility and system performance Supports 25 to 33 Mhz PCI clock.

📥 Download Datasheet

Datasheet preview – W89C840AF

Datasheet Details

Part number W89C840AF
Manufacturer Winbond
File Size 864.81 KB
Description 100/10Mbps Ethernet Controller
Datasheet download datasheet W89C840AF Datasheet
Additional preview pages of the W89C840AF datasheet.

📁 Similar Datasheet

Other Datasheets by Winbond
  • W89C841D - 3-IN - 1 10/100M FAST ETHERNET CONTROLLER
  • W89C841F - 3-IN - 1 10/100M FAST ETHERNET CONTROLLER
  • W89C92 - PCMCIA ETHERNET NETWORK TWISTED PAIR INTERFACE CONTROLLER
  • W89C926 - PCMCIA ETHERNET NETWORK TWISTED PAIR INTERFACE CONTROLLER
  • W89C940 - TWISTED-PAIR ETHER-LAN CONTROLLER
  • W89C982AF - INTEGRATED MULTIPLE REPEATER

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com W89C840AF Winbond LAN W89C840AF 100/10Mbps Ethernet Controller www.DataSheet4U.com -1 Publication Release Date:October 2000 Revision 1.01 www.DataSheet4U.com W89C840AF www.DataSheet4U.com -2 Publication Release Date:October 2000 Revision 1.01 www.DataSheet4U.com W89C840AF W89C840AF is a highly integrated Ethernet LAN controller for both 100BaseT and 10BaseT Ethernet. It provides a host bus interface complying with the PCI local bus specification revision 2.1, and the MII interface complying with the IEEE802.3u standard for easily implementing an Ethernet LAN adapter. The built-in 2K bytes transmit FIFO and 4K bytes receive FIFO, controlled by the on-chip bus master, are designed for improving network performance and reducing the host bus utilitzation.
Published: |