Datasheet4U Logo Datasheet4U.com

W942516AH - DDR SDRAM

Datasheet Summary

Description

W942516AH is a CMOS Double Data Rate synchronous dynamic random access memory (DDR SDRAM), organized as 4,194,304 words × 4 banks × 16 bits.

Using pipelined architecture and 0.175 µm process technology, W942516AH delivers a data bandwidth of up to 286M words per second (-7).

Features

  • 2.5V ± 0.2V Power Supply.
  • Up to 143 MHz Clock Frequency.
  • Double Data Rate architecture; two data transfers per clock cycle.
  • Differential clock inputs (CLK and CLK ).
  • DQS is edge-aligned with data for Read; center-aligned with data for Write.
  • CAS Latency: 2 and 2.5.
  • Burst Length: 2, 4, and 8.
  • Auto Refresh and Self Refresh.
  • Precharged Power Down and Active Power-Down.
  • Write Data Mask.
  • Write Latency.

📥 Download Datasheet

Datasheet preview – W942516AH

Datasheet Details

Part number W942516AH
Manufacturer Winbond
File Size 301.30 KB
Description DDR SDRAM
Datasheet download datasheet W942516AH Datasheet
Additional preview pages of the W942516AH datasheet.
Other Datasheets by Winbond

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com PRELIMINARY W942516AH 4M × 4 BANKS × 16 BIT DDR SDRAM GENERAL DESCRIPTION W942516AH is a CMOS Double Data Rate synchronous dynamic random access memory (DDR SDRAM), organized as 4,194,304 words × 4 banks × 16 bits. Using pipelined architecture and 0.175 µm process technology, W942516AH delivers a data bandwidth of up to 286M words per second (-7). To fully comply with the personal computer industrial standard, W942516AH is sorted into three speed grades: -7, -75 and -8. The -7 is compliant to the 143 MHz/CL2.5 or DDR266/CL2 specification, the 75 is compliant to the DDR266/CL2.5 specification, the -8 is compliant to the DDR200/CL2 specification All Inputs reference to the positive edge of CLK (except for DQ, DM, and CKE).
Published: |