P Ground P Power supply and power supply for interface logic level. I This pin is pulled LOW, internal VDD regulator is disabled (Low voltage I/O application).