Datasheet4U Logo Datasheet4U.com

17S15APC - Spartan-II/Spartan-IIE Family OTP Configuration PROMs

General Description

Pin Description Data output, High-Z state when either CE or OE are inactive.

During programming, the DATA pin is I/O.

Key Features

  • Configuration one-time programmable (OTP) read-only memory designed to store configuration bitstreams for Spartan-II/Spartan-IIE FPGA devices.
  • Simple interface to the Spartan device.
  • Programmable reset polarity (active High or active Low).
  • Low-power CMOS floating gate process www. DataSheet4U. com.
  • 3.3V PROM.
  • Available in compact plastic 8-pin DIP, 8-pin VOIC, 20-pin SOIC, or 44-pin VQFP packages. Programming supp.

📥 Download Datasheet

Datasheet Details

Part number 17S15APC
Manufacturer Xilinx (now AMD)
File Size 119.59 KB
Description Spartan-II/Spartan-IIE Family OTP Configuration PROMs
Datasheet download datasheet 17S15APC Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
0 R Spartan-II/Spartan-IIE Family OTP Configuration PROMs (XC17S00A) 5 DS078 (v1.8) November 18, 2002 0 Advance Product Specification Features Configuration one-time programmable (OTP) read-only memory designed to store configuration bitstreams for Spartan-II/Spartan-IIE FPGA devices • Simple interface to the Spartan device • Programmable reset polarity (active High or active Low) • Low-power CMOS floating gate process www.DataSheet4U.com • 3.3V PROM • • • • • Available in compact plastic 8-pin DIP, 8-pin VOIC, 20-pin SOIC, or 44-pin VQFP packages. Programming support by leading programmer manufacturers. Design support using the Xilinx Alliance and Foundation series software packages.