Datasheet4U Logo Datasheet4U.com

XC18V00 - In-System Programmable Configuration PROMs

Description

Xilinx introduces the XC18V00 series of in-system programmable configuration PROMs (Figure 1).

Features

  • In-System Programmable 3.3V PROMs for Configuration of Xilinx FPGAs.
  • Endurance of 20,000 Program/Erase Cycles.
  • Program/Erase Over Full Industrial Voltage and Temperature Range (.
  • 40°C to +85°C).
  • IEEE Std 1149.1 Boundary-Scan (JTAG) Support.
  • JTAG Command Initiation of Standard FPGA Configuration.
  • Simple Interface to the FPGA.
  • Cascadable for Storing Longer or Multiple Bitstreams Product Specification.
  • Low-Power Advanc.

📥 Download Datasheet

📁 Similar Datasheet

  • XC102 - MICRO Hi-Fi SYSTEM SERVICE MANUAL (LG)
  • XC145481 - 3 V PCM Codec-Filter (Motorola)
  • XC145481DW - 3 V PCM Codec-Filter (Motorola)
  • XC145481P - 3 V PCM Codec-Filter (Motorola)
  • XC145481SD - 3 V PCM Codec-Filter (Motorola)
  • XC1500A-20S - 20dB Directional Coupler (Anaren)
  • XC161CJ - 16-Bit Single-Chip Microcontroller (Infineon Technologies AG)
  • XC161CJ-16F - 16-Bit Single-Chip Microcontroller (Infineon Technologies)
  • XC164-16 - 16-Bit Single-Chip Microcontroller (Infineon Technologies AG)
  • XC164-32F - 16-Bit Single-Chip Microcontroller (Infineon Technologies AG)
Other Datasheets by Xilinx
  • XC18V01 - In-System Programmable Configuration PROMs
  • XC18V02 - In-System Programmable Configuration PROMs
  • XC18V04 - In-System Programmable Configuration PROMs
  • XC18V256 - In-System Programmable Configuration PROMs
  • XC18V512 - In-System Programmable Configuration PROMs
  • XC1800 - XC1800 Series of In-System Programmable Configuration PROMs
  • XC1700D - QML Configuration PROMs
  • XC1700E - Configuration PROMs

Full PDF Text Transcription

Click to expand full text
25 R XC18V00 Series In-System-Programmable Configuration PROMs DS026 (v6.1) February 5, 2019 0 Features • In-System Programmable 3.3V PROMs for Configuration of Xilinx FPGAs ♦ Endurance of 20,000 Program/Erase Cycles ♦ Program/Erase Over Full Industrial Voltage and Temperature Range (–40°C to +85°C) • IEEE Std 1149.1 Boundary-Scan (JTAG) Support • JTAG Command Initiation of Standard FPGA Configuration • Simple Interface to the FPGA • Cascadable for Storing Longer or Multiple Bitstreams Product Specification • Low-Power Advanced CMOS FLASH Process • Dual Configuration Modes ♦ Serial Slow/Fast Configuration (up to 33 MHz) ♦ Parallel (up to 264 Mb/s at 33 MHz) • 5V-Tolerant I/O Pins Accept 5V, 3.3V and 2.5V Signals • 3.3V or 2.
Published: |