Datasheet4U Logo Datasheet4U.com

XC2C512 - CoolRunner-II CPLD

General Description

The CoolRunner-II 512-macrocell device is designed for both high performance and low power applications.

This lends power savings to high-end communication equipment and high speed to battery operated devices.

Key Features

  • Optimized for 1.8V systems - As fast as 7.1 ns pin-to-pin delays - As low as 14 μA quiescent current.
  • Industry’s best 0.18 micron CMOS CPLD - Optimized architecture for effective logic synthesis - Multi-voltage I/O operation.
  • 1.5V to 3.3V.
  • Available in multiple package options - 208-pin PQFP with 173 user I/O - 256-ball FT (1.0mm) BGA with 212 user I/O - 324-ball FG (1.0mm) BGA with 270 user I/O - Pb-free available for all packages.
  • Advanced system f.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
XC2005 Position Controller ETC
XC2023 Bidirectional relay driver Xiaocheng
XC2141 ICs for use with Crystal Oscillators Torex Semiconductor
XC2151 CMOS IC Torex Semiconductor
XC2151 ICS FOR USE WITH CRYSTAL OSCILLATORS Torex Semiconductor

Other Datasheets by Xilinx (now AMD)

Part Number Description
XC2C512 Coolrunner-ii CPLD
XC2C128 CoolRunner-II CPLD
XC2C256 CoolRunner-II CPLD
XC2C32A CoolRunner-II CPLD
XC2C384 CoolRunner-II CPLD

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
0 R XC2C512 CoolRunner-II CPLD DS096 (v3.2) March 8, 2007 00 Features • Optimized for 1.8V systems - As fast as 7.1 ns pin-to-pin delays - As low as 14 μA quiescent current • Industry’s best 0.18 micron CMOS CPLD - Optimized architecture for effective logic synthesis - Multi-voltage I/O operation — 1.5V to 3.3V • Available in multiple package options - 208-pin PQFP with 173 user I/O - 256-ball FT (1.0mm) BGA with 212 user I/O - 324-ball FG (1.0mm) BGA with 270 user I/O - Pb-free available for all packages • Advanced system features - Fastest in system programming · 1.8V ISP using IEEE 1532 (JTAG) interface - IEEE1149.