XC2S100E Overview
DS077-2 (v3.0) August 9, 2013 Architectural Description - Spartan-IIE Array - Input/Output Block - Configurable Logic Block - Block RAM - Clock Distribution: Delay-Locked Loop - Boundary Scan Development System Configuration Module 3: DC and Switching Characteristics DS077-3 (v3.0) August 9, 2013 DC Specifications - Ratings - Remended Operating Conditions - DC Characteristics - Power-On Requirements - DC Input and...
XC2S100E Key Features
- General Overview
- Product Availability
- User I/O Chart
- Ordering Information
- Architectural Description
- Spartan-IIE Array
- Input/Output Block
- Configurable Logic Block
- Block RAM
- Clock Distribution: Delay-Locked Loop