XC5VLX110 - Platform Flash In-System Programmable Configuration PROMS

Datasheet Summary

Description

Xilinx introduces the Platform Flash series of in-system programmable configuration PROMs.

Available in 1 to 32 Megabit (Mbit) densities, these PROMs provide an easy-to-use, cost-effective, and reprogrammable method for storing large Xilinx FPGA configuration bitstreams.

Features

In-System Programmable PROMs for Configuration of Xilinx FPGAs Low-Power Advanced CMOS NOR FLASH Process Endurance of 20,000 Program/Erase Cycles Operation over Full Industrial Temperature Range (.
40°C to +85°C) Boundary-Scan (JTAG) Support for Programming, Prototyping, and Testing JTAG Command Initiation of Standard FPGA Configuration Cascadable for Storing Longer or Multiple Bitstreams Dedicated Boundary-Scan (JTAG) I/O Power Supply (VCCJ) I/O Pi.

Xilinx

📥 Download Datasheet

Datasheet Details

Part number	XC5VLX110
Manufacturer	Xilinx
File Size	647.55 KB
Description	Platform Flash In-System Programmable Configuration PROMS
Datasheet	XC5VLX110 Datasheet
Additional preview pages of the XC5VLX110 datasheet.

📁 Similar Datasheet

XC5011 - 1mA~200mA Linear Li-Ion Battery Charger (XySemi)
XC5071 - 600mA Linear Li-Ion Battery Charger (XySemi)
XC5102 - 1A Linear Li-Ion Battery Charger (XySemi)
XC56156 - 16bit General Purpose Digital Signal Processor (Freescale Semiconductor)

Other Datasheets by Xilinx

XC5VLX110 - Field Programmable Gate Array
XC5VLX110T - Field Programmable Gate Array
XC5VLX155 - Field Programmable Gate Array
XC5VLX155T - Field Programmable Gate Array
XC5VLX20T - Field Programmable Gate Array
XC5VLX220 - Platform Flash In-System Programmable Configuration PROMS
XC5VLX220 - Field Programmable Gate Array
XC5VLX220T - Field Programmable Gate Array

Full PDF Text Transcription

Click to expand full text

R Platform Flash In-System Programmable Configuration PROMS Product Specification DS123 (v2.9) May 09, 2006 0 Features • • • • In-System Programmable PROMs for Configuration of Xilinx FPGAs Low-Power Advanced CMOS NOR FLASH Process Endurance of 20,000 Program/Erase Cycles Operation over Full Industrial Temperature Range (–40°C to +85°C) Boundary-Scan (JTAG) Support for Programming, Prototyping, and Testing JTAG Command Initiation of Standard FPGA Configuration Cascadable for Storing Longer or Multiple Bitstreams Dedicated Boundary-Scan (JTAG) I/O Power Supply (VCCJ) I/O Pins Compatible with Voltage Levels Ranging From 1.5V to 3.3V Design Support Using the Xilinx Alliance ISE and Foundation ISE Series Software Packages • • XCF01S/XCF02S/XCF04S ♦ ♦ ♦ 3.

Published: May 24, 2008 |