Datasheet4U Logo Datasheet4U.com

XCR3032XL-10PC44I - XCR3032XL 32 Macrocell CPLD

This page provides the datasheet information for the XCR3032XL-10PC44I, a member of the XCR-3030 XCR3032XL 32 Macrocell CPLD family.

Description

The XCR3032XL is a 3.3V, 32-macrocell CPLD targeted at power sensitive designs that require leading edge programmable logic solutions.

A total of two function blocks provide 750 usable gates.

Pin-to-pin propagation delays are 5.0 ns with a maximum system frequency of 200 MHz.

Features

  • Lowest power 32 macrocell CPLD 5.0 ns pin-to-pin logic delays System frequencies up to 200 MHz 32 macrocells with 750 usable gates Available in small footprint packages - 48-ball CS BGA (36 user I/O pins) - 44-pin VQFP (36 user I/O) - 44-pin PLCC (36 user I/O) Optimized for 3.3V systems - Ultra-low power operation - 5V tolerant I/O pins with 3.3V core supply - Advanced 0.35 micron five layer metal EEPROM process - Fast Zero Power™ (FZP) CMOS desi.

📥 Download Datasheet

Datasheet preview – XCR3032XL-10PC44I

Datasheet Details

Part number XCR3032XL-10PC44I
Manufacturer Xilinx
File Size 84.97 KB
Description XCR3032XL 32 Macrocell CPLD
Datasheet download datasheet XCR3032XL-10PC44I Datasheet
Additional preview pages of the XCR3032XL-10PC44I datasheet.

📁 Similar Datasheet

Other Datasheets by Xilinx

Full PDF Text Transcription

Click to expand full text
0 R XCR3032XL 32 Macrocell CPLD 0 14 DS023 (v1.5) January 8, 2002 Preliminary Product Specification Features • • • • • Lowest power 32 macrocell CPLD 5.0 ns pin-to-pin logic delays System frequencies up to 200 MHz 32 macrocells with 750 usable gates Available in small footprint packages - 48-ball CS BGA (36 user I/O pins) - 44-pin VQFP (36 user I/O) - 44-pin PLCC (36 user I/O) Optimized for 3.3V systems - Ultra-low power operation - 5V tolerant I/O pins with 3.3V core supply - Advanced 0.
Published: |