XPLA3 - CPLD

Product Overview

Xilinx

Part number	XPLA3
Manufacturer	Xilinx
File Size	163.10 KB
Description	CPLD
Datasheet	XPLA3 Datasheet
Additional preview pages of the XPLA3 datasheet.

br>.
Fast Zero Power (FZP™) design technique provides ultra-low power and very high speed Innovative XPLA3 architecture combines high speed with extreme flexibility Based on industry's first TotalCMOS™ PLD - both CMOS design and process technologies Advanced 0.35µ five metal layer E2CMOS process - 1,000 erase/program cycles guaranteed - 20 years data retention guaranteed 3V, In-System Programmable (ISP) using JTAG IEEE 1149.1 interface - Full Boundary Scan Test.

📁 Similar Datasheet

Other Datasheets by Xilinx

Published: Jul 22, 2007 |