Datasheet4U Logo Datasheet4U.com

VP101 - 30/50MHz 8-BIT CMOS VIDEO DAC

This page provides the datasheet information for the VP101, a member of the VP1 30/50MHz 8-BIT CMOS VIDEO DAC family.

Datasheet Summary

Description

As shown in the Fig.

2, the VP101 contains three 8-bit D-A converters, input latches, and a loop amplifier.

On the rising edge of each clock cycle, (see Fig.

Features

  • s 30/50MHz Pipeline Operation s Triple 8-Bit D-A Converters s ±1 LSB Differential Linearity Error s ±1 LSB Integral Linearity Error s Guaranteed Monotonic s RS-343A/RS-170 Compatible Levels s Drives Doubly Terminated 75Ω Load s Single 5V Power Supply s Typical Power Dissipation 500mW s Direct Replacement for Bt101 s On-Chip Reference Available.

📥 Download Datasheet

Datasheet preview – VP101

Datasheet Details

Part number VP101
Manufacturer Zarlink Semiconductor Inc
File Size 316.96 KB
Description 30/50MHz 8-BIT CMOS VIDEO DAC
Datasheet download datasheet VP101 Datasheet
Additional preview pages of the VP101 datasheet.
Other Datasheets by Zarlink Semiconductor Inc

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com THIS DOCUMENT IS FOR MAINTENANCE PURPOSES ONLY AND IS NOT RECOMMENDED FOR NEW DESIGNS www.DataSheet4U.com www.DataSheet4U DataSheet4U.com www.DataSheet4U.com FEBRUARY 1994 DS3002-2.0 VP101 30/50MHz 8-BIT CMOS VIDEO DAC The VP101 is a CMOS 8-bit video DAC designed for use in high performance, high resolution colour graphics applications. The device uses video control inputs (BLANK, SYNC and REF WHITE) to provide the VP101 with the video pedestal levels required to generate RS-343A compatible video signals into a doubly-terminated 75Ω load, or alternatively to produce RS-170 video signals across a singly-terminated 75Ω load. Data and control inputs are fully pipelined to maintain synchronisation between the DAC outputs.
Published: |