Datasheet4U Logo Datasheet4U.com

SP8714 - Very Low Current Multi-Modulus Divider

Key Features

  • a power down facility for battery economy. The RF inputs are internally biased and should be capacitively coupled to the signal source. The output is designed to interface with CMOS synthesisers. Ordering Information Industrial Temperature Range Miniature Plastic SOIC Package SP8714/IG/MPAS 8 Pin SOP/SOIC Tubes SP8714/IG/MPAC 8 Pin SOP/SOIC Tape & Reel SP8714/IG/MPBQ 8 Pin SOP/SOIC.
  • Tape & Reel SP8714/IG/MPBP 8 Pin SOP/SOIC.
  • Tubes.
  • Pb Free Matte Tin.

📥 Download Datasheet

Datasheet Details

Part number SP8714
Manufacturer Zarlink Semiconductor
File Size 512.92 KB
Description Very Low Current Multi-Modulus Divider
Datasheet download datasheet SP8714 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SP8714 2100MHz Very Low Current Multi-Modulus Divider Mitel Networks
SP8714IGMPAC 2100MHz Very Low Current Multi-Modulus Divider Mitel Networks
SP8714IGMPAS 2100MHz Very Low Current Multi-Modulus Divider Mitel Networks

Other Datasheets by Zarlink Semiconductor

Part Number Description
SP8715 Very Low Current Multi-Modulus Divider
SP8782A (SP8782A/B) Multi-Modulus Divider
SP8782B (SP8782A/B) Multi-Modulus Divider
SP8790 Divide-by-four counter
SP8795 TWO MODULUS DIVIDER
SP8799 225MHz 10/11 TWO MODULUS DIVIDER
SP8400 Very Low Phase Noise Synthesiser Divider
SP8401 Very Low Phase Noise
SP8402 Very Low Phase Noise Divider by 2N
SP8602 ADVANCE INFORMATION

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.DataSheet4U.com SP8714 SP8714 2100 MHz Very Low Current Multi-Modulus Divider March 2006 The SP8714 is a switchable divide by 32/33, 64/65 programmable divider which is guaranteed to operate up to 2100MHz. It will operate from a supply of 2.7V to 5.25V and requires typically 6.8mA (including the output current). It also features a power down facility for battery economy. The RF inputs are internally biased and should be capacitively coupled to the signal source. The output is designed to interface with CMOS synthesisers.