WL102B
Key Features
- plete CMOS, single chip, radio transceiver controller Hardware implemented munication Control Block (CCB) Protocol independent design using external flash memory Internal 8051 and external processor options Internal/external buffer and processor RAM Block power down facility PCMCIA/8bit processor host interface to buffer RAM Up to 1Mbps/2 level or 2 Mbps/4 level operation
