ZL50130 - Ethernet Pseudo-Wires across a PSN

Datasheet Summary

Description

The ZL50130 is part of a range of highly functional bridging devices.

It provides the capability to extend a Local Area Network based on Ethernet across a service provider’s packet switched network.

Features

Ethernet Pseudo-Wire Emulation Functions Supports the following functions for Ethernet PseudoWire emulation over the packet domain:.
Transports the complete Ethernet frame (less preamble and FCS) across the PSN Supports up to 127 point-to-point pseudo-wire links across the PSN VLAN priority field may be used to determine class of service on the PSN complies with the standards for Ethernet pseudowires proposed in the IETF’s PWE3 working group 3 x 100 Mbit/s.

Zarlink Semiconductor

📥 Download Datasheet

Datasheet Details

Part number	ZL50130
Manufacturer	Zarlink Semiconductor
File Size	715.53 KB
Description	Ethernet Pseudo-Wires across a PSN
Datasheet	ZL50130 Datasheet
Additional preview pages of the ZL50130 datasheet.

📁 Similar Datasheet

ZL50120 - 32 / 64 / 128 Channel CESoP Processors (Zarlink)
ZL50212 - 288 Channel Voice Echo Canceller (Zarlink Semiconductor Inc)
ZL50409 - Managed 9-Port 10/100M Ethernet Switch (Zarlink Semiconductor Inc)

Other Datasheets by Zarlink Semiconductor

ZL50110 - (ZL50110 / ZL50114) CESoP Processors
ZL50111 - (ZL50110 / ZL50114) CESoP Processors
ZL50114 - (ZL50110 / ZL50114) CESoP Processors
ZL50115 - (ZL50115 - ZL50115) CESoP Processors
ZL50116 - (ZL50115 - ZL50115) CESoP Processors
ZL50117 - (ZL50115 - ZL50115) CESoP Processors
ZL50118 - (ZL50115 - ZL50115) CESoP Processors
ZL50119 - (ZL50115 - ZL50115) CESoP Processors

Full PDF Text Transcription

Click to expand full text

ZL50130 Ethernet Pseudo-Wires across a PSN Data Sheet Applications • Ethernet Pseudo-Wires across a Packet Switch Network Ordering Information ZL50130 PBGA -40°C to +85 °C System Interfaces • • • Flexible 32-bit host CPU interface (Motorola PowerQUICC™ II compatible) Dual address DMA transfer of packets to or from the CPU On-chip packet memory for self-contained operation Flexible, multi-protocol packet encapsulation, with support for IPv4/6, MPLS, L2TP, PWE3 Wire speed processing and forwarding of packets Packet sequencing and re-ordering where required Four classes of service with programmable priority mechanisms (WFQ and SP) Flexible classification of incoming packets at layers 2, 3, 4 and 5 October 2004 Features Ethernet Pseudo-Wire Emulation Functions Supports the following functions

Published: Mar 31, 2007 |