Datasheet4U Logo Datasheet4U.com

ZL50120 - 32 / 64 / 128 Channel CESoP Processors

Datasheet Summary

Description

The ZL5011x family (ZL50115, ZL50116, ZL50117, ZL50118, ZL50119, ZL50120) of CESoP processors are highly functional TDM to Packet bridging devices.

Features

  • General.
  • Circuit Emulation Services over Packet (CESoP) transport for MPLS, IP and Ethernet networks On chip timing & synchronization recovery across a packet network On chip dual reference Stratum 3 DPLL Grooming capability for Nx64 Kbps trunking Fully compatible with Zarlink's ZL50110, ZL50111 and ZL50114 CESoP processors.
  • ZL50115GAG ZL50116GAG ZL50117GAG ZL50118GAG ZL50119GAG ZL50120GAG April 2005 Ordering Information 324 32.

📥 Download Datasheet

Datasheet preview – ZL50120

Datasheet Details

Part number ZL50120
Manufacturer Zarlink
File Size 1.13 MB
Description 32 / 64 / 128 Channel CESoP Processors
Datasheet download datasheet ZL50120 Datasheet
Additional preview pages of the ZL50120 datasheet.

📁 Similar Datasheet

  • ZL50120 - (ZL50115 - ZL50115) CESoP Processors (Zarlink Semiconductor)
  • ZL50110 - (ZL50110 / ZL50114) CESoP Processors (Zarlink Semiconductor)
  • ZL50111 - (ZL50110 / ZL50114) CESoP Processors (Zarlink Semiconductor)
  • ZL50114 - (ZL50110 / ZL50114) CESoP Processors (Zarlink Semiconductor)
  • ZL50115 - (ZL50115 - ZL50115) CESoP Processors (Zarlink Semiconductor)
  • ZL50116 - (ZL50115 - ZL50115) CESoP Processors (Zarlink Semiconductor)
  • ZL50117 - (ZL50115 - ZL50115) CESoP Processors (Zarlink Semiconductor)
  • ZL50118 - (ZL50115 - ZL50115) CESoP Processors (Zarlink Semiconductor)
  • ZL50119 - (ZL50115 - ZL50115) CESoP Processors (Zarlink Semiconductor)
  • ZL50130 - Ethernet Pseudo-Wires across a PSN (Zarlink Semiconductor)
Other Datasheets by Zarlink

    Full PDF Text Transcription

    Click to expand full text
    ZL50115/16/17/18/19/20 32, 64 and 128 Channel CESoP Processors Data Sheet Features General • • • • • Circuit Emulation Services over Packet (CESoP) transport for MPLS, IP and Ethernet networks On chip timing & synchronization recovery across a packet network On chip dual reference Stratum 3 DPLL Grooming capability for Nx64 Kbps trunking Fully compatible with Zarlink's ZL50110, ZL50111 and ZL50114 CESoP processors • • ZL50115GAG ZL50116GAG ZL50117GAG ZL50118GAG ZL50119GAG ZL50120GAG April 2005 Ordering Information 324 324 324 324 324 324 Ball Ball Ball Ball Ball Ball PBGA PBGA PBGA PBGA PBGA PBGA trays, trays, trays, trays, trays, trays, bake bake bake bake bake bake & & & & & & dry dry dry dry dry dry pack pack pack pack pack pack -40°C to +85 °C Up to 128 bi-directional 64 Kbps channe
    Published: |