A3R12E30CBF - 512Mb DDRII Synchronous DRAM

Features

Double-data-rate architecture; two data transfers per clock cycle.
The high-speed data transfer is realized by the 4 bits prefetch pipelined architecture.
Bi-directional differential data strobe (DQS and /DQS) is transmitted/received with data for capturing data at the receiver.
DQS is edge-aligned with data for READs; centeraligned with data for WRITEs.
Differential clock inputs (CK and /CK).
DLL aligns DQ and DQS transitions with CK transi.

Zentel

Datasheet Details

Part number	A3R12E30CBF
Manufacturer	Zentel
File Size	1.42 MB
Description	512Mb DDRII Synchronous DRAM
Datasheet	A3R12E30CBF Datasheet

📁 Similar Datasheet

Other Datasheets by Zentel

A3R12E30DBF - 512Mb DDRII SDRAM
A3R12E40CBF - 512Mb DDRII Synchronous DRAM
A3R12E40DBF - 512Mb DDRII SDRAM
A3R1GE30JBF - 1Gb DDRII Synchronous DRAM
A3R1GE40JBF - 1Gb DDRII Synchronous DRAM
A3R1GE4EGF - 1Gb DDRII SDRAM
A3R56E40ABF - 256Mb DDRII Synchronous DRAM

Full PDF Text Transcription

Click to expand full text

A3R12E30CBF A3R12E40CBF 512Mb DDRII Synchronous DRAM 512Mb DDRII SDRAM Specification A3R12E30CBF A3R12E40CBF Zentel Electronics Corp. Revision 1.2 Sep., 2013 A3R12E30CBF A3R12E40CBF 512Mb DDRII Synchronous DRAM Specifications • Density: 512M bits • Organization ⎯ 16M words × 8 bits × 4 banks (A3R12E30CBF) ⎯ 8M words × 16 bits × 4 banks (A3R12E40CBF) • Package ⎯ 60-ball FBGA(μBGA) (A3R12E30CBF) ⎯ 84-ball FBGA(μBGA) (A3R12E40CBF) ⎯ Lead-free (RoHS compliant) • Power supply: VDD, VDDQ = 1.8V ± 0.1V • Data rate: 1066Mbps/800Mbps(max.

Published: Sep 1, 2015 |