Z8030 - Communications Controller

Description

Two independent, 0 to 1.5M bit/second, fullduplex channels, each with a separate crystal OSCillator, baud rate generator, and Digital Phase-Locked Loop for clock recovery.

Multi-protocol operation under program control; programmable for NRZ, NRZI, or FM data encoding.

Features

General.

Zilog

📥 Download Datasheet

Datasheet Details

Part number	Z8030
Manufacturer	Zilog
File Size	803.73 KB
Description	Communications Controller
Datasheet	Z8030 Datasheet
Additional preview pages of the Z8030 datasheet.

📁 Similar Datasheet

Z8036 - Z-CIO AND CIO COUNTER/TIMER AND PARALLEL I/O UNIT (Zilog.)
Z8038 - Z-FIO / FIFO Input / Output Interface Unit (ST Microelectronics)
Z8001 - CENTRAL PROCESSING UNIT (STMicroelectronics)
Z8002 - CPU (Advanced Micros)
Z8002 - CENTRAL PROCESSING UNIT (STMicroelectronics)
Z8002B - CPU (Advanced Micros)
Z80182 - MPU (Zilog.)
Z80185 - MPU (Zilog.)
Z80189 - MPU (Zilog.)
Z80195 - MPU (Zilog.)

Other Datasheets by Zilog

Z80380 - Microprocessor
Z80382 - Communications Processor
Z80 - CPU
Z80 - CPU Technical Manual
Z8000 - Communications Controller
Z80180 - Microprocessor Unit
Z80181 - MPU
Z80A - CPU Technical Manual

Full PDF Text Transcription

Click to expand full text

Zilog Z8030 Z8000® Z-SCC Serial Communications Controller Product Specification Features General Description • Two independent, 0 to 1.5M bit/second, fullduplex channels, each with a separate crystal OSCillator, baud rate generator, and Digital Phase-Locked Loop for clock recovery. • Multi-protocol operation under program control; programmable for NRZ, NRZI, or FM data encoding. • Asynchronous mode with five to eight bits and one, one and one-half, or two stop bits per character; programmable clock factor; break detection and generation; parity, overrun, and framing error detection.

Published: Feb 13, 2015 |