Datasheet4U Logo Datasheet4U.com

54AC16823 - 18-BIT BUS INTERFACE FLIP-FLOPS

Description

These 18-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads.

They are particularly suitable for implementing wider buffer registers, I/O ports, parity bus interfacing, and working registers.

📥 Download Datasheet

Datasheet preview – 54AC16823

Datasheet Details

Part number 54AC16823
Manufacturer Texas Instruments
File Size 183.20 KB
Description 18-BIT BUS INTERFACE FLIP-FLOPS
Datasheet download datasheet 54AC16823 Datasheet
Additional preview pages of the 54AC16823 datasheet.

📁 Similar Datasheet

  • 54AC161 - Synchronous Presettable Binary Counter (National Semiconductor)
  • 54AC163 - Synchronous Presettable Binary Counter (National Semiconductor)
  • 54AC164245 - Rad-hard 16-bit transceiver (STMicroelectronics)
  • 54AC169 - 4-Stage Synchronous Bidirectional Counter (National Semiconductor)
  • 54AC10 - Triple 3-Input NAND Gate (National Semiconductor)
  • 54AC109 - Dual JK Positive Edge-Triggered Flip-Flop (National Semiconductor)
  • 54AC11 - Triple 3-Input AND Gate (National Semiconductor)
  • 54AC125 - Quad Buffer (National Semiconductor)
  • 54AC138 - 1-of-8 Decoder/Demultiplexer (National Semiconductor)
  • 54AC139 - Dual 1-of-4 Decoder/Demultiplexer (National Semiconductor)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
54AC16823, 74AC16823 18-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS SCAS243A – APRIL 1991 – REVISED APRIL 1996 D Members of the Texas Instruments Widebus ™ Family D Provides Extra Data Width Necessary for Wider Address/Data Paths or Buses With Parity D Flow-Through Architecture Optimizes PCB Layout D Distributed VCC and GND Pin Configuration Minimizes High-Speed Switching Noise D EPIC ™ (Enhanced-Performance Implanted CMOS) 1-µm Process D 500-mA Typical Latch-Up Immunity at 125°C D Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Package Using 25-mil Center-to-Center Pin Spacings and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Pin Spacings description These 18-bit flip-flops feature 3-state outputs designed specifically for driving hig
Published: |