Datasheet4U Logo Datasheet4U.com

54ACT16841 - 20-BIT BUS-INTERFACE D-TYPE LATCHES

General Description

These 20-bit latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads.

They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

54ACT16841 .

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
54ACT161 Synchronous Presettable Binary Counter National Semiconductor
54ACT163 Synchronous Presettable Binary Counter National Semiconductor
54ACT169 4-Stage Synchronous Bidirectional Counter National Semiconductor
54ACT109 Dual JK Positive Edge-Triggered Flip-Flop National Semiconductor
54ACT112 Dual JK Negative Edge-Triggered Flip-Flop National Semiconductor

Other Datasheets by Texas Instruments

Part Number Description
54ACT16821 20-Bit Bus-Interface Flip-Flop
54ACT16823 18-BIT BUS-INTERFACE FLIP-FLOPS
54ACT16825 18-BIT BUFFERS/DRIVERS
54ACT16827 20-BIT BUFFERS/DRIVERS
54ACT16833 DUAL 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
54ACT16841, 74ACT16841 20-BIT BUS-INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS SCAS174A – MAY 1991 – REVISED APRIL 1996 D Members of the Texas Instruments Widebus ™ Family D Inputs Are TTL-Voltage Compatible D 3-State Outputs Drive Bus Lines Directly D Provide Extra Bus Driving/Latches Necessary for Wider Address/Data Paths or Buses With Parity D Flow-Through Architecture Optimizes PCB Layout D Distributed VCC and GND Pin Configuration Minimizes High-Speed Switching Noise D EPIC™ (Enhanced-Performance Implanted CMOS) 1-µm Process D 500-mA Typical Latch-Up Immunity at 125°C D Package Options Include Plastic Thin Shrink Small-Outline (DGG) Packages, 300-mil Shrink Small-Outline (DL) Packages Using 25-mil Center-to-Center Pin Spacings, and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using