Datasheet4U Logo Datasheet4U.com

54F623 - OCTAL BUS TRANSCEIVERS

Datasheet Summary

Description

These octal bus transceivers are designed for asynchronous communication between data buses.

The control function implementation allows for maximum flexibility in timing.

📥 Download Datasheet

Datasheet preview – 54F623

Datasheet Details

Part number 54F623
Manufacturer Texas Instruments
File Size 613.64 KB
Description OCTAL BUS TRANSCEIVERS
Datasheet download datasheet 54F623 Datasheet
Additional preview pages of the 54F623 datasheet.

📁 Similar Datasheet

  • 54F64 - 4-2-3-2-Input AND-OR-Invert Gate (National Semiconductor)
  • 54F646 - Octal Transceiver/Register (National Semiconductor)
  • 54F648 - Octal Transceiver/Register (National Semiconductor)
  • 54F651 - Transceivers/Registers (National Semiconductor)
  • 54F652 - Transceivers/Registers (National Semiconductor)
  • 54F657 - Octal Bidirectional Transceiver (National Semiconductor)
  • 54F676 - 16-Bit Serial/Parallel-In Serial-Out Shift Register (National Semiconductor)
  • 54F00 - Quad 2-Input NAND Gate (National Semiconductor)
  • 54F02 - Quad 2-Input NOR Gate (National Semiconductor)
  • 54F04 - Hex Inverter (National Semiconductor)
Other Datasheets by Texas Instruments
  • 54F10 - TRIPLE 3-INPUT POSITIVE-NAND GATE
  • 54F109 - DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOP
  • 54F11 - Triple 3-Input AND Gate
  • 54F138 - 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS
  • 54F153 - DUAL 1-OF-4 DATA SELECTORS/MULTIPLEXERS
  • 54F157A - Quad 2-Input Multiplexer
  • 54F158A - Quadruple 2-Line To 1-Line Data Selectors/Multiplexers
  • 54F20 - DUAL 4-INPUT POSITIVE-NAND GATES

Full PDF Text Transcription

Click to expand full text
• Local Bus-Latch Capability • Noninverting Logic • Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs description These octal bus transceivers are designed for asynchronous communication between data buses. The control function implementation allows for maximum flexibility in timing. These devices allow data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic levels at the output enable (OEAB and OEBA) inputs. The output-enable inputs can be used to disable the device so that the buses are effectively isolated. The dual-enable configuration gives the transceivers the capability of storing data by simultaneously enabling OEAB and OEBA.
Published: |