54HC4040 Datasheet PDF - Texas Instruments 12-Bit Asynchronous Binary Counters Specs

54HC4040 - 12-Bit Asynchronous Binary Counters

Datasheet Summary

Description

The ’HC4040 devices are 12-stage asynchronous binary counters, with the outputs of all stages available externally.

A high level at the clear (CLR) input asynchronously clears the counter and resets all outputs low.

The count is advanced on a high-tolow transition at the clock (CLK) input.

Features

Wide operating voltage range of 2 V to 6 V.
Outputs can drive up to 10 LSTTL loads.
Low power consumption, 80-µA max ICC.
Typical tpd = 12 ns.
±4-mA output drive at 5 V.
Low input current of 1 µA max 2.

Datasheet Details

Part number	54HC4040
Manufacturer	Texas Instruments
File Size	1.85 MB
Description	12-Bit Asynchronous Binary Counters
Datasheet	54HC4040 Datasheet
Additional preview pages of the 54HC4040 datasheet.

📁 Similar Datasheet

54HC4040 - Rad-hard high speed 2 to 6V CMOS logic (STMicroelectronics)

54HC4040 - 12 Stage Binary Ripple Counter (Motorola)

54HC4046RP - Phase-Locked Loop (Space Electronics)

54HC4049 - Rad-hard high speed 2 to 6V CMOS logic (STMicroelectronics)

54HC4020 - Rad-hard high speed 2 to 6V CMOS logic (STMicroelectronics)

54HC4050 - Rad-hard high speed 2 to 6V CMOS logic (STMicroelectronics)

54HC4050 - CMOS Logic Hex Non-Inverting Buffers (Maxwell)

54HC4051 - Rad-hard high speed 2 to 6V CMOS logic (STMicroelectronics)

54HC4053 - Rad-hard high speed 2 to 6V CMOS logic (STMicroelectronics)

54HC4060 - Rad-hard high speed 2 to 6V CMOS logic (STMicroelectronics)

Full PDF Text Transcription

Click to expand full text

SN54HC4040, SN74HC4040 SCLS160E – DECEMBER 1982 – REVISED MARCH 2022 SNx4HC4040 12-Bit Asynchronous Binary Counters 1 Features • Wide operating voltage range of 2 V to 6 V • Outputs can drive up to 10 LSTTL loads • Low power consumption, 80-µA max ICC • Typical tpd = 12 ns • ±4-mA output drive at 5 V • Low input current of 1 µA max 2 Description The ’HC4040 devices are 12-stage asynchronous binary counters, with the outputs of all stages available externally. A high level at the clear (CLR) input asynchronously clears the counter and resets all outputs low. The count is advanced on a high-tolow transition at the clock (CLK) input. Applications include time-delay circuits, counter controls, and frequency-dividing circuits.

Published: Jul 10, 2024 |