Datasheet4U Logo Datasheet4U.com

54HCT00 - Quadruple 2-Input NAND Gates

General Description

This device contains four independent 2-input NAND gates.

B in positive logic.

Key Features

  • LSTTL input logic compatible.
  • VIL(max) = 0.8 V, VIH(min) = 2 V.
  • CMOS input logic compatible.
  • II ≤ 1 µA at VOL, VOH.
  • Buffered inputs.
  • 4.5 V to 5.5 V operation.
  • Wide operating temperature range:.
  • 55°C to +125°C.
  • Supports fanout up to 10 LSTTL loads.
  • Significant power reduction compared to LSTTL logic ICs 2.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
54HCT04 Hex Inverter Logic Silicon Supplies
54HCT244 Rad-hard high speed 2 to 6V CMOS logic STMicroelectronics
54HCT245 Rad-hard high speed 2 to 6V CMOS logic STMicroelectronics
54HCT74 Rad-hard high speed 2 to 6V CMOS logic STMicroelectronics
54HCT86 Quadruple 2-Input Exclusive OR Gate Silicon Supplies

Other Datasheets by Texas Instruments

Part Number Description
54HCT166 High-Speed CMOS Logic 8-Bit Parallel-In/Serial-Out Shift Register
54HCT173 Quad D-Type Flip-Flop
54HCT240 High-Speed CMOS Logic Octal Buffer/Line Drivers
54HCT241 High-Speed CMOS Logic Octal Buffer/Line Drivers
54HCT244 High-Speed CMOS Logic Octal Buffer/Line Drivers

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.ti.com CD74HCT00, CD54HCT00 CD74SHCHCST30980,–CJADN5U4AHRYC2T00201 SCHS398 – JANUARY 2021 CDx4HCT00 Quadruple 2-Input NAND Gates with TTL-Compatible Inputs 1 Features • LSTTL input logic compatible – VIL(max) = 0.8 V, VIH(min) = 2 V • CMOS input logic compatible – II ≤ 1 µA at VOL, VOH • Buffered inputs • 4.5 V to 5.5 V operation • Wide operating temperature range: –55°C to +125°C • Supports fanout up to 10 LSTTL loads • Significant power reduction compared to LSTTL logic ICs 2 Applications • Alarm / tamper detect circuit • S-R latch 1A 1 1B 2 1Y 3 2A 4 2B 5 2Y 6 GND 7 3 Description This device contains four independent 2-input NAND gates. Each gate performs the Boolean function Y = A ● B in positive logic.