Datasheet4U Logo Datasheet4U.com

74AC11353 - DUAL 1-OR-4 DATA SELECTOR/MULTIPLEXER

Datasheet Summary

Description

Each of these data selectors/multiplexers contains inverters and drivers to supply full binary decoding data selection to the AND-OR gates.

Separate strobe output-enable (1OE or 2OE) inputs are provided for each of the two four-line sections.

📥 Download Datasheet

Datasheet preview – 74AC11353

Datasheet Details

Part number 74AC11353
Manufacturer Texas Instruments
File Size 87.59 KB
Description DUAL 1-OR-4 DATA SELECTOR/MULTIPLEXER
Datasheet download datasheet 74AC11353 Datasheet
Additional preview pages of the 74AC11353 datasheet.

📁 Similar Datasheet

  • 74AC11377 - OCTAL D TYPE FLIP FLOP (Philips)
  • 74AC11 - TRIPLE 3-INPUT AND GATE (STMicroelectronics)
  • 74AC11 - Triple 3-Input AND Gate (Fairchild Semiconductor)
  • 74AC11132 - QUAD 2 INPUT NAND SCHMITT TRIGGER (Philips)
  • 74AC11153 - DUAL 4 INPUT MULTIPLEXER (Philips)
  • 74AC11157 - QUAD 2 INPUT MULTIPLEXER (Philips)
  • 74AC11158 - QUAD 2 INPUT MULTIPLEXER (Philips)
  • 74AC11160 - SYNCHRONOUS BCD DECADE COUNTER (Philips)
  • 74AC11181 - 4-BIT ARITHMETIC LOGIC UNIT (Philips)
  • 74AC11190 - ASYNCHRONOUS PRESETTABLE SYNCHRONOUS DECADE UP/DOWN COUNTER (Philips)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
74AC11353 DUAL 1–OR–4 DATA SELECTOR/MULTIPLEXER • Inverting Version of 74AC11253 • Permits Multiplexing from N Lines to 1 Line • Performs Parallel-to-Serial Conversion • Flow-Through Architecture Optimizes PCB Layout • Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise • EPIC ™ (Enhanced-Performance Implanted CMOS) 1-µm Process • Package Options Include Plastic Small-Outline Packages, and Standard Plastic 300-mil DIPs SCAS044A – JUNE 1988 – REVISED APRIL 1993 D OR N PACKAGE (TOP VIEW) A B 1Y GND 2Y 1OE 2OE 2C3 1 2 3 4 5 6 7 8 16 1C0 15 1C1 14 1C2 13 1C3 12 VCC 11 2C0 10 2C1 9 2C2 description Each of these data selectors/multiplexers contains inverters and drivers to supply full binary decoding data selection to the AND-OR gates.
Published: |