Datasheet4U Logo Datasheet4U.com

74ACT11074 - DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP

Description

This device contains two independent positive-edge-triggered D-type flip-flops.

A low level at the preset (PRE) or clear (CLR) input sets or resets the outputs regardless of the levels of the other inputs.

📥 Download Datasheet

Datasheet preview – 74ACT11074

Datasheet Details

Part number 74ACT11074
Manufacturer Texas Instruments
File Size 0.97 MB
Description DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
Datasheet download datasheet 74ACT11074 Datasheet
Additional preview pages of the 74ACT11074 datasheet.

📁 Similar Datasheet

  • 74ACT11 - TRIPLE 3-INPUT AND GATE (STMicroelectronics)
  • 74ACT11132 - QUAD 2 INPUT NAND SCHMITT TRIGGER (Philips)
  • 74ACT11153 - DUAL 4 INPUT MULTIPLEXER (Philips)
  • 74ACT11157 - QUAD 2 INPUT MULTIPLEXER (Philips)
  • 74ACT11158 - QUAD 2 INPUT MULTIPLEXER (Philips)
  • 74ACT11160 - SYNCHRONOUS BCD DECADE COUNTER (Philips)
  • 74ACT11181 - 4-BIT ARITHMETIC LOGIC (Philips)
  • 74ACT11190 - ASYNCHRONOUS PRESETTABLE SYNCHRONOUS DECADE UP/DOWN COUNTER (Philips)
  • 74ACT11251 - 8-input multiplexer (Philips)
  • 74ACT11377 - OCTAL D-TYPE FLIP-FLOP (Philips)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
74ACT11074 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET SCAS498A – DECEMBER 1986 – REVISED APRIL 1996 D Inputs Are TTL-Voltage Compatible D Center-Pin VCC and GND Configurations to Minimize High-Speed Switching Noise D EPICt (Enhanced-Performance Implanted CMOS) 1-mm Process D 500-mA Typical Latch-Up Immunity at 125°C D Package Options Include Plastic Small-Outline (D) and Shrink Small-Outline (DB) Packages, and Standard Plastic 300-mil DIPs (N) D, DB, OR N PACKAGE (TOP VIEW) 1PRE 1 1Q 2 1Q 3 GND 4 2Q 5 2Q 6 2PRE 7 14 1CLK 13 1D 12 1CLR 11 VCC 10 2CLR 9 2D 8 2CLK description This device contains two independent positive-edge-triggered D-type flip-flops.
Published: |