Datasheet4U Logo Datasheet4U.com

74ACT11181 - ARITHMETIC LOGIC UNIT/FUNCTION GENERATOR

Datasheet Summary

Description

The 74ACT11181 is an arithmetic logic unit (ALU)/function generator that has a complexity of 75 equivalent gates on a monolithic chip.

These circuits perform 16 binary arithmetic operations on two 4-bit words as shown in Tables 1 and 2.

📥 Download Datasheet

Datasheet preview – 74ACT11181

Datasheet Details

Part number 74ACT11181
Manufacturer Texas Instruments
File Size 292.74 KB
Description ARITHMETIC LOGIC UNIT/FUNCTION GENERATOR
Datasheet download datasheet 74ACT11181 Datasheet
Additional preview pages of the 74ACT11181 datasheet.

📁 Similar Datasheet

  • 74ACT11181 - 4-BIT ARITHMETIC LOGIC (Philips)
  • 74ACT11132 - QUAD 2 INPUT NAND SCHMITT TRIGGER (Philips)
  • 74ACT11153 - DUAL 4 INPUT MULTIPLEXER (Philips)
  • 74ACT11157 - QUAD 2 INPUT MULTIPLEXER (Philips)
  • 74ACT11158 - QUAD 2 INPUT MULTIPLEXER (Philips)
  • 74ACT11160 - SYNCHRONOUS BCD DECADE COUNTER (Philips)
  • 74ACT11190 - ASYNCHRONOUS PRESETTABLE SYNCHRONOUS DECADE UP/DOWN COUNTER (Philips)
  • 74ACT11 - TRIPLE 3-INPUT AND GATE (STMicroelectronics)
  • 74ACT11251 - 8-input multiplexer (Philips)
  • 74ACT11377 - OCTAL D-TYPE FLIP-FLOP (Philips)
Other Datasheets by Texas Instruments
  • 74ACT11109 - DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS
  • 74ACT11112 - DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOP
  • 74ACT11132 - QUADRUPLE POSITIVE-NAND GATE
  • 74ACT11138 - 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS
  • 74ACT11139 - Dual 2-Line To 4-Line Decoder/Demultiplexer
  • 74ACT11153 - DUAL 1 OF 4 DATA SELECTOR/MULTIPLEXER
  • 74ACT11157 - Quadruple 2-Line to 1-Line Data Selector/Multiplexer
  • 74ACT11158 - Quadruple 2-Line to 1-Line Data Selector/Multiplexer

Full PDF Text Transcription

Click to expand full text
74ACT11181 ARITHMETIC LOGIC UNIT/FUNCTION GENERATOR • Inputs Are TTL-Voltage Compatible • New Flow-Through Architecture Optimizes PCB Layout • Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise t• EPIC (Enhanced-Performance Implanted CMOS) 1-mm Process • 500-mA Typical Latch-Up Immunity at 125°C • Full Look Ahead for High-Speed Operations on Long Words • Arithmetic Operating Modes: Addition Subtraction Shift Operand A One Position Magnitude Comparison Plus Twelve Other Arithmetic Operations • Logic Function Modes: Exclusive-OR Comparator AND, NAND, OR, NOR SCAS086 – D3200, OCTOBER 1989 – REVISED APRIL 1993 DW PACKAGE (TOP VIEW) Cn M A=B F0 F1 GND GND GND GND F2 F3 P G Cn + 4 1 2 3 4 5 6 7 8 9 10 11 12 13 14 28 A0 27 A1 26 A2 25 A3 24 B0 23 B1 22 VCC 21 VCC 20 B2
Published: |