74ACT11470 - 8-Bit Registered Bus Transceivers

Description

The ′ACT11470 is an 8-bit registered bus transceiver that contains two sets of D-type flip-flops for temporary storage of data flowing in either direction.

Texas Instruments

📥 Download Datasheet

Datasheet Details

Part number	74ACT11470
Manufacturer	Texas Instruments
File Size	110.18 KB
Description	8-Bit Registered Bus Transceivers
Datasheet	74ACT11470 Datasheet
Additional preview pages of the 74ACT11470 datasheet.

📁 Similar Datasheet

74ACT11 - TRIPLE 3-INPUT AND GATE (STMicroelectronics)
74ACT11132 - QUAD 2 INPUT NAND SCHMITT TRIGGER (Philips)
74ACT11153 - DUAL 4 INPUT MULTIPLEXER (Philips)
74ACT11157 - QUAD 2 INPUT MULTIPLEXER (Philips)
74ACT11158 - QUAD 2 INPUT MULTIPLEXER (Philips)
74ACT11160 - SYNCHRONOUS BCD DECADE COUNTER (Philips)
74ACT11181 - 4-BIT ARITHMETIC LOGIC (Philips)
74ACT11190 - ASYNCHRONOUS PRESETTABLE SYNCHRONOUS DECADE UP/DOWN COUNTER (Philips)
74ACT11251 - 8-input multiplexer (Philips)
74ACT11377 - OCTAL D-TYPE FLIP-FLOP (Philips)

Other Datasheets by Texas Instruments

74ACT11478 - METASTABLE-RESISTAND OCTAL D-TYPE DUAL-RANK FLIP-FLOP
74ACT11000 - QUADRUPLE 2-INPUT POSITIVE-NAND GATES
74ACT11002 - QUADRUPLE 2-INPUT POSITIVE-NOR GATES
74ACT11004 - HEX INVERTER
74ACT11008 - QUADRUPLE 2-INPUT POSITIVE-AND GATE
74ACT11010 - Triple 3-Input Positive-NAND Gates
74ACT11011 - TRIPLE 3-INPUT POSITIVE-AND GATES
74ACT11014 - Hex Schmitt-Trigger Inverter

Full PDF Text Transcription

Click to expand full text

ą • Inputs Are TTL-Voltage Compatible • Flow-Through Architecture Optimizes PCB Layout • Center-Pin VCC and GND Configuration Minimizes High-Speed Switching Noise • EPIC  (Enhanced-Performance Implanted CMOS) 1-µm Process • 500-mA Typical Latch-Up Immunity at 125°C • Package Options Include Plastic Small- Outline Packages, Ceramic Chip Carriers, and Standard Ceramic 300-mil DIPs description The ′ACT11470 is an 8-bit registered bus transceiver that contains two sets of D-type flip-flops for temporary storage of data flowing in either direction. Separate clock (CLKAB or CLKBA) and output-enable (OEAB or OEBA) inputs are provided for each register to permit independent control in either direction of data flow.

Published: Aug 20, 2019 |