Datasheet4U Logo Datasheet4U.com

ADC08D1000QML-SP - 1 GSPS A/D Converter

This page provides the datasheet information for the ADC08D1000QML-SP, a member of the ADC08D1000QML 1 GSPS A/D Converter family.

Datasheet Summary

Description

The ADC08D1000 is a dual, low power, high performance CMOS analog-to-digital converter that digitizes signals to 8 bits resolution at sampling rates up to 1.2 GSPS.

Features

  • 1.
  • 2 Total Ionizing Dose 300 krad(Si).
  • Single Event Latch-Up >120 MeV/mg/cm2.
  • Internal Sample-and-Hold.
  • Single +1.9V ±0.1V Operation.
  • Choice of SDR or DDR Output Clocking.
  • Interleave Mode for 2x Sampling Rate.
  • Multiple ADC Synchronization Capability.
  • Ensured No Missing Codes.
  • Serial Interface for Extended Control.
  • Fine Adjustment of Input Full-Scale Range and Offset.
  • Duty Cycle Corrected Sample Cloc.

📥 Download Datasheet

Datasheet preview – ADC08D1000QML-SP

📁 Similar Datasheet

  • ADC08D1000QML - 1 GSPS A/D Converter (National Semiconductor)
  • ADC08D1000 - Dual 8-Bit A/D Converter (National Semiconductor)
  • ADC08D1010 - 1 GSPS A/D Converter (National Semiconductor)
  • ADC08D1020 - Dual 1.0 GSPS or Single 2.0 GSPS A/D Converter (National Semiconductor)
  • ADC08D1500 - A/D Converter (National Semiconductor)
  • ADC08D1520 - Dual 1.5 GSPS or Single 3.0 GSPS A/D Converter (National Semiconductor)
  • ADC08D500 - 500 MSPS A/D Converter (National Semiconductor)
  • ADC0800 - ADC0800 8-Bit A/D Converter (National Semiconductor)
  • ADC0801 - 8-Bit uP Compatible A/D Converters (National Semiconductor)
  • ADC0801S040 - 8-bit universal analog-to-digital converter (NXP Semiconductors)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
www.ti.com ADC08D1000QML, ADC08D1000QML-SP ADC08D1000WG-QV SNAS352G – JANUARY 2007 – REVISED MARCH 2013 ADC08D1000QML High Performance, Low Power, Dual 8-Bit, 1 GSPS A/D Converter FEATURES 1 •2 Total Ionizing Dose 300 krad(Si) • Single Event Latch-Up >120 MeV/mg/cm2 • Internal Sample-and-Hold • Single +1.9V ±0.1V Operation • Choice of SDR or DDR Output Clocking • Interleave Mode for 2x Sampling Rate • Multiple ADC Synchronization Capability • Ensured No Missing Codes • Serial Interface for Extended Control • Fine Adjustment of Input Full-Scale Range and Offset • Duty Cycle Corrected Sample Clock KEY SPECIFICATIONS • Resolution 8 Bits • Max Conversion Rate 1 GSPS (min) • Bit Error Rate 10-18 (typ) • ENOB at 498 MHz Input 7.4 Bits (typ) • DNL ±0.
Published: |