Datasheet4U Logo Datasheet4U.com

ADC08D1520QML-SP - 8-Bit A/D Converter

Datasheet Summary

Description

The ADC08D1520 is an 8

Bit, dual channel, low power, high performance CMOS analog-to-digital converter that builds upon the ADC08D1000 platform.

The ADC08D1520 digitizes signals to 8 bits of resolution at sample rates up to 1.7 GSPS.

Features

  • 1.
  • 2 Total Ionizing Dose 300 krad(Si).
  • Single Event Latch-up 120 MeV-cm2/mg.
  • Single +1.9V ±0.1V Operation.
  • Interleave Mode for 2x Sample Rate.
  • Multiple ADC Synchronization Capability.
  • Adjustment of Input Full-Scale Range, Offset and Clock Phase Adjustment.
  • Choice of SDR or DDR output clocking.
  • 1:1 or 1:2 Selectable Output Demux.
  • Second DCLK output.
  • Duty Cycle Corrected Sample Clock.
  • Test pattern.

📥 Download Datasheet

Datasheet preview – ADC08D1520QML-SP

📁 Similar Datasheet

  • ADC08D1520 - Dual 1.5 GSPS or Single 3.0 GSPS A/D Converter (National Semiconductor)
  • ADC08D1500 - A/D Converter (National Semiconductor)
  • ADC08D1000 - Dual 8-Bit A/D Converter (National Semiconductor)
  • ADC08D1000QML - 1 GSPS A/D Converter (National Semiconductor)
  • ADC08D1010 - 1 GSPS A/D Converter (National Semiconductor)
  • ADC08D1020 - Dual 1.0 GSPS or Single 2.0 GSPS A/D Converter (National Semiconductor)
  • ADC08D500 - 500 MSPS A/D Converter (National Semiconductor)
  • ADC0800 - ADC0800 8-Bit A/D Converter (National Semiconductor)
  • ADC0801 - 8-Bit uP Compatible A/D Converters (National Semiconductor)
  • ADC0801S040 - 8-bit universal analog-to-digital converter (NXP Semiconductors)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
ADC08D1520QML-SP www.ti.com SNAS420O – JANUARY 2008 – REVISED MARCH 2013 ADC08D1520QML Low Power, 8-Bit, Dual 1.5 GSPS or Single 3.0 GSPS A/D Converter FEATURES 1 •2 Total Ionizing Dose 300 krad(Si) • Single Event Latch-up 120 MeV-cm2/mg • Single +1.9V ±0.1V Operation • Interleave Mode for 2x Sample Rate • Multiple ADC Synchronization Capability • Adjustment of Input Full-Scale Range, Offset and Clock Phase Adjustment • Choice of SDR or DDR output clocking • 1:1 or 1:2 Selectable Output Demux • Second DCLK output • Duty Cycle Corrected Sample Clock • Test pattern • Serial Interface for Extended Control KEY SPECIFICATIONS • Resolution 8 Bits • Max Conversion Rate 1.5 GSPS (min) • Code Error Rate 10-18 (typ) • ENOB at 748 MHz Input 7.2 Bits (typ) • DNL ±0.
Published: |