Download ADC12DC105 Datasheet PDF
ADC12DC105 page 2
Page 2
ADC12DC105 page 3
Page 3

ADC12DC105 Description

The ADC12DC105 is a high-performance CMOS analog-to-digital converter capable of converting two analog input signals into 12-bit digital words at rates up to 105 Mega Samples Per Second (MSPS). These converters use a differential, pipelined architecture with digital error correction and an on-chip sampleand-hold circuit to minimize power consumption and the external ponent count, while providing excellent dynamic...

ADC12DC105 Key Features

  • 2 Internal Sample-and-Hold Circuit and Precision Reference
  • Low Power Consumption
  • Clock Duty Cycle Stabilizer
  • Single +3.0V or +3.3V Supply Operation
  • Power-Down Mode
  • Offset Binary or 2's plement Output Data
  • 60-Pin WQFN Package, (9x9x0.8mm, 0.5mm
  • Resolution: 12 Bits
  • Conversion Rate: 105 MSPS
  • SNR (fIN = 170 MHz): 69 dBFS (Typ)