ADC16DV160 Datasheet PDF - Texas Instruments 160 MSPS Analog-to-Digital Converter Specs

ADC16DV160 - 160 MSPS Analog-to-Digital Converter

Datasheet Summary

Description

The ADC16DV160 is a monolithic dual channel high performance CMOS analog-to-digital converter capable of converting analog input signals into 16-bit digital words at rates up to 160 Mega Samples Per Second (MSPS).

Features

1.
Low Power Consumption.
On-Chip Precision Reference and Sample-and- Hold Circuit.
On-Chip Automatic Calibration During Power- Up.
Dual Data Rate LVDS Output Port.
Dual Supplies: 1.8V and 3.0V Operation.
Selectable Input Range: 2.4 and 2.0 VPP.
Sampling Edge Flipping with Clock Divider by 2 Option.
Internal Clock Divide by 1 or 2.
On-Chip Low Jitter Duty-Cycle Stabilizer.
Power-Down and Sleep Modes.

Datasheet Details

Part number	ADC16DV160
Manufacturer	Texas Instruments
File Size	0.97 MB
Description	160 MSPS Analog-to-Digital Converter
Datasheet	ADC16DV160 Datasheet
Additional preview pages of the ADC16DV160 datasheet.

📁 Similar Datasheet

ADC16DV160 - 160 MSPS Analog-to-Digital Converter (National Semiconductor)

ADC16061 - Self-Calibrating 16-Bit/ 2.5 MSPS/ 390 mW A/D Converter (National Semiconductor)

ADC16071 - 16-Bit Delta-Sigma 192 ks/s Analog-to-Digital Converters (National Semiconductor)

ADC1610S - Single 16-bit ADC (NXP Semiconductors)

ADC1613D - Dual 16-bit ADC (NXP Semiconductors)

ADC1613S - Single 16-bit ADC (NXP Semiconductors)

ADC161S626 - MicroPower ADC (National Semiconductor)

ADC16471 - 16-Bit Delta-Sigma 192 ks/s Analog-to-Digital Converters (National Semiconductor)

ADC16V130 - 130 MSPS A/D Converter (National Semiconductor)

ADC100 - Single & Dual Output DC/DC Converters (MPS Industries)

Full PDF Text Transcription

Click to expand full text

ADC16DV160 www.ti.com SNAS488H – AUGUST 2009 – REVISED FEBRUARY 2013 ADC16DV160 Dual Channel, 16-Bit, 160 MSPS Analog-to-Digital Converter with DDR LVDS Outputs Check for Samples: ADC16DV160 FEATURES 1 • Low Power Consumption • On-Chip Precision Reference and Sample-and- Hold Circuit • On-Chip Automatic Calibration During Power- Up • Dual Data Rate LVDS Output Port • Dual Supplies: 1.8V and 3.0V Operation • Selectable Input Range: 2.4 and 2.0 VPP • Sampling Edge Flipping with Clock Divider by 2 Option • Internal Clock Divide by 1 or 2 • On-Chip Low Jitter Duty-Cycle Stabilizer • Power-Down and Sleep Modes • Output Fixed Pattern Generation • Output Clock Position Adjustment • 3-Wire SPI • Offset Binary or 2's Complement Data Format • 68-Pin VQFN Package (10x10x0.8, 0.

Published: Jun 9, 2024 |