Datasheet4U Logo Datasheet4U.com

ADS5402 - Dual 12-Bit 800Msps Analog-to-Digital Converter

General Description

The ADS5402 is a high linearity dual channel 12-bit, 800 Msps analog-to-digital converter (ADC) easing front end filter design for wide bandwidth receivers.

Key Features

  • 1.
  • Dual Channel.
  • 12-Bit Resolution.
  • Maximum Clock Rate: 800 Msps.
  • Low Swing Fullscale Input: 1.0 Vpp.
  • Analog Input Buffer with High Impedance Input.
  • Input Bandwidth (3dB): >1.2GHz.
  • Data Output Interface: DDR LVDS.
  • Optional 2x Decimation with Low Pass or High Pass Filter.
  • 196-Pin BGA Package (12x12mm).

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
ADS5421 40MHz Sampling ANALOG-TO-DIGITAL CONVERTER Burr-Brown Corporation
ADS5422 Analog-to-Digital Converter Burr-Brown
ADS5220 ANALOG-TO-DIGITAL CONVERTER Burr-Brown Corporation
ADS5221 ANALOG-TO-DIGITAL CONVERTER Burr-Brown Corporation
ADS5231 Analog-to-Digital Converter Burr-Brown

Other Datasheets by Texas Instruments

Part Number Description
ADS5400 1-GSPS Analog-to-Digital Converter
ADS5400-SP 1-GSPS Analog-to-Digital Converter
ADS5401 Single 12-Bit 800-Msps Analog-to-Digital Converter
ADS5403 Single Channel 12-Bit 500Msps Analog to Digital Converter
ADS5404 Dual Channel 12-Bit 500Msps Analog-to-Digital Converter

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
ADS5402 www.ti.com SLAS936B – MARCH 2013 – REVISED JANUARY 2014 Dual 12-Bit 800Msps Analog-to-Digital Converter Check for Samples: ADS5402 FEATURES 1 • Dual Channel • 12-Bit Resolution • Maximum Clock Rate: 800 Msps • Low Swing Fullscale Input: 1.0 Vpp • Analog Input Buffer with High Impedance Input • Input Bandwidth (3dB): >1.2GHz • Data Output Interface: DDR LVDS • Optional 2x Decimation with Low Pass or High Pass Filter • 196-Pin BGA Package (12x12mm) DESCRIPTION The ADS5402 is a high linearity dual channel 12-bit, 800 Msps analog-to-digital converter (ADC) easing front end filter design for wide bandwidth receivers. The analog input buffer isolates the internal switching of the on-chip track-and-hold from disturbing the signal source as well as providing a high-impedance input.