Datasheet4U Logo Datasheet4U.com

ADS54J54 - Quad Channel 14-Bit 500 MSPS ADC

General Description

The ADS54J54 is a low power, wide bandwidth 14-bit 500 MSPS quad channel analog-to-digital converter (ADC).

It supports the JESD204B serial interface with data rates up to 5 Gbps supporting 1 or 2 lanes per ADC.

Key Features

  • 1 4 Channel, 14-Bit 500 MSPS ADC.
  • Analog input buffer with high impedance input.
  • Flexible input clock buffer with divide by 1/2/4.
  • 1.25 VPP Differential full-scale input.
  • JESD204B Serial interface.
  • Subclass 1 compliant up to 5 Gbps.
  • 1 Lane Per ADC up to 250 Msps.
  • 2 Lanes Per ADC up to 500 Msps.
  • 64-Pin QFN Package (9 mm x 9 mm).
  • Key specifications:.
  • Power dissipation: 875 mW/ch.
  • Input bandw.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
ADS5421 40MHz Sampling ANALOG-TO-DIGITAL CONVERTER Burr-Brown Corporation
ADS5422 Analog-to-Digital Converter Burr-Brown
ADS5220 ANALOG-TO-DIGITAL CONVERTER Burr-Brown Corporation
ADS5221 ANALOG-TO-DIGITAL CONVERTER Burr-Brown Corporation
ADS5231 Analog-to-Digital Converter Burr-Brown

Other Datasheets by Texas Instruments

Part Number Description
ADS54J20 Analog-to-Digital Converters
ADS54J40 Analog-to-Digital Converters
ADS54J42 Analog-to-Digital Converters
ADS54J60 Analog-to-Digital Converters
ADS54J66 Analog-to-Digital Converters

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Product Folder Order Now Technical Documents Tools & Software Support & Community ADS54J54 SLASE67A – JANUARY 2015 – REVISED AUGUST 2019 ADS54J54 Quad Channel 14-Bit 500 MSPS ADC 1 Features •1 4 Channel, 14-Bit 500 MSPS ADC • Analog input buffer with high impedance input • Flexible input clock buffer with divide by 1/2/4 • 1.25 VPP Differential full-scale input • JESD204B Serial interface – Subclass 1 compliant up to 5 Gbps – 1 Lane Per ADC up to 250 Msps – 2 Lanes Per ADC up to 500 Msps • 64-Pin QFN Package (9 mm x 9 mm) • Key specifications: – Power dissipation: 875 mW/ch – Input bandwidth (3 dB): 900 MHz – Aperture jitter: 98 fs rms – Channel isolation: 85 dB – Performance at ƒin = 170 MHz at 1.25 VPP, 1lane 2x Decimation –1 dBFS – SNR: 67.