Download ADS61B23 Datasheet PDF
ADS61B23 page 2
Page 2
ADS61B23 page 3
Page 3

ADS61B23 Description

ADS61B23 is a 12-bit A/D converter (ADC) with a maximum sampling frequency of 80 MSPS. It bines high performance and low power consumption in a pact 32-QFN package. The analog inputs use buffers to isolate the switching transients of the internal sample & hold from the external driving circuit.

ADS61B23 Key Features

  • Maximum Sample Rate: 80 MSPS
  • 12-bit Resolution with No Missing Codes
  • Very Low Input Capacitance (< 2 pF)
  • High DC Resistance (5 kΩ)
  • 82 dBc SFDR and 70 dBFS SNR
  • 85 dBc SFDR (-6 dBFS or 1 Vpp input)
  • 3.5 dB Coarse Gain and up to 6 dB
  • Parallel CMOS and Double Data Rate (DDR) LVDS Output Options
  • Supports Sine, LVCMOS, LVPECL, LVDS Clock Inputs and Clock Amplitude Down to 400 mVPP
  • Clock Duty Cycle Stabilizer